3.5
Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown
in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
Power Sequence Timing
Parameter
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
IDK-1121W User Manual
Value
Min.
Typ.
0.5
-
30
40
200
-
0.5
-
10
-
10
-
0
-
10
-
-
-
110
-
0
16
-
-
1000
-
18
Unit
Max.
10
[ms]
50
[ms]
-
[ms]
10
[ms]
-
[ms]
-
[ms]
-
[ms]
-
[ms]
10
[ms]
-
[ms]
50
[ms]
10
[ms]
-
[ms]