Renesas RTE7702500EAB00000J User Manual page 20

Emulation Adapter
(17) Jumper block: JP6 (EMUVDD_SEL)
JP6 (EMUVDD_SEL)
Open-circuit
1-2 short-circuit
(default)
2-3 short-circuit
(18) Jumper block: JP3 (EMUVCC)
JP3 (EMUVCC)
Open-circuit
Short-circuit
(default)
(19) Jumper block: JP7 (SBMD)
JP7 (SBMD)
Open-circuit
(default)
1-2 short-circuit
2-3 short-circuit
(20) Jumper block: JP8 (AWOVCL)
JP8 (AWOVCL)
Open-circuit
(default)
Short-circuit
R20UT5180EJ0110 Rev. 1.10
Sep.12.22
This setting is made when neither ERAM nor external tracing (Aurora tracing)
is to be used.
VDD (EMUVDD) for debugging is not supplied.
Power is supplied as the EMUVDD power for the debug chip.
This specification depends on the settings of JP1 or JP4.
The VDD power is supplied as the EMUVDD power for the debug chip.
This specification depends on the settings of JP1.
This setting is made when neither ERAM nor external tracing (Aurora tracing) is to
be used.
VCC (EMUVCC) for debugging is not supplied.
This setting is made when ERAM or external tracing (Aurora tracing) is to be used.
VCC (EMUVCC) for debugging is supplied.
The SBMD pin for the debug chip is set to the high level in deep stop mode for a
U2B24 or U2B20.
The SBMD pin for the debug chip is controlled by the target system.
The SBMD pin for the debug chip is set to the low level in power-off standby
mode.
The VDD power is not supplied to the AWOVCL pin for the debug chip.
This specification depends on the settings of JP7. The setting is made when the
SBMD pin is at high level.
The VDD power is supplied to the AWOVCL pin for the debug chip.
This specification depends on the settings of JP7. The setting is made when the
SBMD pin is at low level.
Names and Functions of Hardware
Specification
Specification
Specification
Specification
Page 10 of 63