Keithley KPCI-PIO96 User Manual page 42

Parallel digital i/o board
Table of Contents

Advertisement

KPCI-PIO96 User's Manual
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Figure 5-2
Mating connector wiring for loop-back test
NOTE
When wiring the loop-back connections, keep in mind the limited
clearance between the KPCI-PIO96 board and other PCI boards. If
the KPCI-PIO96 board is adjacent to another PCI board, wire the
circuit at the end of a 50-conductor ribbon cable. Make sure that the
ribbon cable is long enough. The circuit must be located outside the
rear of the computer when the connector is inserted at the front of the
board, in connector J102. See Figure 3-2.
Resistors in the loops are specified for safety. During the loop-back
procedure, some of the interconnected bits could temporarily or
inadvertently be configured both as outputs, and the board could be
easily damaged. These 1K ohm resistors limit the currents between
bits to below 15 mA, which is within the source and sink current
specifications for the board. If you wish to use a different resistance
value, the substitute resistance value must be at least 700 ohms.
Troubleshooting
5-11

Advertisement

Table of Contents
loading

Table of Contents