DIGITAL-LOGIC AG reserves the right to revise this publication from time to time without obligation to notify any person of such revisions. If errors are found, please contact DIGITAL-LOGIC AG at the address listed on the title page of this document.
AG, Switzerland. This warranty is limited to the original purchaser of product and is not transferable. During the one year warranty period, DIGITAL-LOGIC AG will repair or replace, at its discretion, any defec- tive product or part at no additional charge, provided that the product is returned, shipping prepaid, to DIGITAL-LOGIC AG.
Optional Ethernet-LAN, 10 Base-2 Optional Video Input for 3 sources, PAL/NTSC Optional Soundport 2.2 Unique Features The MICROSPACE PCC-P5 includes all standard PC/AT functions plus unique DIGITAL-LOGIC AG e n- hancements, such as: Low-power consumption, 17 watt Single 5 volt supply...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 2.4 PCC-P5 Specifications CPU: CPU 64 Bit: Pentium 100MHz up to 200MHz CPU 16 Bit: None Mode: Real / Protected Compatibility: 8086 – 80486 Word Size: 32 Bits Physical Addressing: 32 lines Virtual Addressing: 16 Gbytes...
Page 11
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Video Input: (option) Controller: 65554 / 65555 from C&T BUS: 32 Bit highspeed 33 MHz PCI bus Videoinput Norm: 3 channels with PAL or NTSC (composite video sources = CVBS) 2 channels YC sources (=SVHS) 2 channels CVBS and 1 channel SVHS V2.1A: may be programmed into the ITT VPX 3220A...
Page 12
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Sound I/O: (option) Controller: Until V2.1A: AD1816 8Bit Soundblaster compatible Since V2.2: ESS1869 8Bit Soundblaster compatible, with LM1877 Driver Support: DOS, WIN 3.11, WIN95, NT4 Output channels: Stereo Output Line Level Input: Microphone, Line Features:...
Page 13
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Physical Characteristics: Dimensions: Length: 200 mm / 7.9" Depth: 120 mm / 4,7" Height: 50 mm / 1.95" Weight: 360 gr PCB Thickness: 1.6 mm / 0.0625 inches nominal PCB Layer: Multilayer Operating Environment: Relative humidity:...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Thermoscan Product: PCCP5 Scan time: 120min. 2.6 Ordering Codes PCCP5 MICROSPACE PCCard without CPU, with 256k Cache no Options Standard Board: PCCP5-E2SA MICROSPACE PCCard without CPU, with 256k Cache with SCSI, with Sound, with Ethernet...
CAPABLE” means only that DIGITAL-LOGIC has verified that the product as a whole meet this definition when tested as a stand-alone product in a test lab, but dies not mean that DIGITAL-LOGIC has verified that the product is “YEAR 2000 CAPABLE” as used in your particular situation or configuration. DIGITAL-LOGIC makes no representation about individual components, including software, within the product should they be used independently from the product as a whole.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 PC/104 B US SIGNALS AEN, output Address Enable is used to degate the microprocessor and other devices from the I/O channel to allow DMA transfers to take place. low = CPU Cycle , high = DMA Cycle...
Page 18
DIGITAL-LOGIC AG PCCP5 Manual V2.3 IRQ[ 3 - 7, 9 - 12, 14, 15], input These signals are used to tell the microprocessor that an I/O device needs attention. An interrupt request is generated when an IRQ line is raised from low to high. The line must be held high until the microprocessor acknowledges the interrupt request .
Page 19
DIGITAL-LOGIC AG PCCP5 Manual V2.3 SD[O..15], input/output These signals provide bus bits 0 through 15 for the microprocessor, memory, and I/0 devices. DO is the least-significant bit and D15 is the most significant bit. All 8-bit devices on the I/O channel should use DO through D7 for communications to the microprocessor.
The VGA could also be "snowy". The precise power requirements of the MICROSPACE PCC-P5 depends on a number of factors, including what functions are present on the board and what peripherals are connected to the board's I/0 ports. For ex- ample, AT-keyboards draw their power from the keyboard connector on the MICRO-SPACE PCC-P5 board, and therefore add keyboard current to the total power drawn by the board from its power supply.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.3 Interfaces 4.3.1 PS/2-Keyboard Standard PS2-Keyboard , also available on the utilityconnector 4.3.2 PS/2-Mouse Interface Standard PS/2 conector , also available on the utilityconnector 4.3.3 Line Printer Port LPT1 A standard bi-directional LPT port is integrated into the MICROSPACE PC, with DMA7 support.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.3.4 Serial Ports COM1-COM2 The serial channels are fully compatible with 16C550 UARTS. COM1 is the primary serial port, and is sup- ported by the board's ROM-BIOS as the PC-DOS 'COM1' device. The secondary serial port is COM2; it is supported as the 'COM2' device.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.3.5 Floppy disk interface The onboard floppy disk controller and ROM-BIOS support one or two floppy disk drives in any of the stan- dard PC-DOS and MS-DOS formats shown in the table . 2.88MB floppy are not supported.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Floppy Disk Interface Connector FD34: FD26: Signal Name Function in/out -RPM/-RWC Speed/Precomp (option) (Not used) (Not used) -IDX Index Pulse -MO1 Motor On 1 -DS2 Drive Select 2 -DS1 Drive Select 1 -M02 Motor On 2...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.4 Controllers 4.4.1 Interrupt Controllers An 8259A compatible interrupt controller, within the chipset device, provides seven prioritized interrupt levels. Of these, several are normally associated with the board's onboard device interfaces and controllers, and several are available on the AT expansion bus.
The battery is removable for easy exchange with a new type or r e- placement when the battery is exhausted. The battery is Digital-Logic replacement part: PCC-P5 3V-BAT. The battery-backed clock can be set by us- ing the DIGITAL-LOGIC AG SETUP at boot-time.
C0000H through FFFFFh; however, the board's ASIC logic reserves the en- tire area from C0000h through FFFFFh for onboard devices, so this area is already usable for ROM-DOS and BIOS expansion modules. Consult the appropriate address map for the MICROSPACE PCC-P5 ROM- BIOS sockets.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.6.2 EEPROM Memory for Setup The EEPROM is used for setup and configuration data, stored as an alternative to the CMOS-RTC. Option- ally, the EEPROM setup driver may update the CMOS RTC, if the battery is running down, the checksum error would appear and stop the system.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.6.3 CMOS RAM Map Systems based on the industry-standard specification include a battery backed Real Time Clock chip. This clock contains at least 64 bytes of non-volatile RAM. The sys- tem BIOS uses this area to store information including system configuration and ini- tialization parameters, system diagnostics, and the time and date.
Page 31
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Location Description Time of day (seconds) specified in BCD Alarm (seconds) specified in BCD Time of Day (minutes) specified in BCD Alarm (minutes) specified in BCD Time of Day (hours) specified in BCD Alarm (hours) specified in BCD...
Page 32
DIGITAL-LOGIC AG PCCP5 Manual V2.3 CMOS Map Continued... Location Description CMOS Location for Bad CMOS and Checksum Flags bit 7 = Flag for CMOS Lost Power Power OK Lost Power bit 6 = Flag for CMOS checksum bad Checksum is valid...
Page 33
DIGITAL-LOGIC AG PCCP5 Manual V2.3 CMOS Map Continued... Location Description Equipment bits 7-6 = Number of Diskette Drives One diskette drive Two diskette drives 10, 11 = Reserved bits 5-4 = Primary Display Type Adapter with option ROM CGA in 40 column mode...
Page 34
DIGITAL-LOGIC AG PCCP5 Manual V2.3 CMOS Map Continued... Location Description Reserved EMS Memory Size Low Byte EMS Memory Size High Byte 1Fh - 24h Custom Drive Table 0 These 6 bytes (48 bits) contain the following data: Cylinders 10 bits...
Page 35
DIGITAL-LOGIC AG PCCP5 Manual V2.3 CMOS Map Continued... Location Description Byte 3 bits 7-6 = Reserved bits 5-0 = Upper 6 Bits of Write Precompensation Byte 4 bits 7-0 = Number of Heads Byte 5 bits 7-0 = Sectors Per Track...
On the next Setup pages (switched with PgDn and PgUp) the values for special parameters are modifiable. Normally the parameters are set correctly by DIGITAL-LOGIC AG. Be very careful in modifying any p a- rameter since the system could crash. Some parameters are dependent on the CPU type. The cache p a- rameter is always available, for example.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.6.5 CMOS Setup Harddisk list Harddisk parameter selection Since the BIOS autodetects the harddisk type, no HD-drive parameter table is used. Go into the BIOS-HD-Setup and press autodetect. The parameters are read out of the IDE harddisk and stored in the CMOS memory.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.6.7 EEPROM saved CMOS setup The EEPROM has different functions, as listed below: • Backup of the CMOS-Setup values. • Storing system informations like: version, production date, customisation of the board, CPU type. • Storing user/application values.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Download the VGA-BIOS and the CORE-BIOS Before downloading a BIOS, please check as follows: Select the SHADOW option in the BIOS, for a BIOS and VGA (if this option is available). Disable the EMM386 or other memory managers in the CONFIG.SYS of your bootdisk.
The previously loaded VGA- BIOS is not corresponding 100% or works only on the LCD properly. If the screen is dark after the reboot of the system: A new system BIOS must be programmed. Ask DIGITAL-LOGIC AG for the binary file. If the previous version is still programmed: Switch off the board and do not make a warm boot due to the fact that the data may are still stored in the memory shadow.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.8.3 System I/O Map The following table shows the detailed listing of the I/O port assignments used in the MICROSPACE board: I/O Ad- Read/Write Description dress Status 0000h R / W DMA channel 0 address byte 0 (low), then byte 1...
Page 43
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 0008h DMA channel 0-3 command register bit 7 = DACK sense active high/low high bit 6 = DREQ sense active high/low high bit 5 = Write selection Late write selection...
Page 45
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 0021h R / W PIC master interrupt mask register (OCW1) bit 7 Enable parallel printer interrupt bit 6 Enable diskette interrupt bit 5 Enable hard dis k interrupt bit 4...
Page 46
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 0022h R / W Chipsset Register Address 0023h R / W Chipsset Register Data 0040h R / W Programmable Interrupt Time read/write counter 0, key- board controller channel 0...
Page 47
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 0064h Keyboard controller read status bit 7 No parity error Parity error on keyboard transmission bit 6 No timeout Received timeout bit 5 No timeout Keyboard transmission timeout bit 4...
Page 48
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 00A0h - 00A1h are reserved for the slave programmable interrupt controller. The bit definitions are identical to those of addresses 0020h - 0021h except where indicated. 00A0h R / W...
Page 49
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 00D2h Write request register for DMA channels 4-7 00D4h Write single mask register bit for DMA channels 4-7 bits 7-3 = 0 Reserved bit 2 Clear mask bit, 1 Set mask bit...
Page 50
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 0173h R / W Sector number for hard disk 1 0174h R / W Number of cylinders (low byte) for hard drive 1 0175h R / W Number of cylinders (high byte) for hard drive 1...
Page 51
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 01F6h R / W Drive/Head register for hard drive 0 bit 7 bit 6 bit 5 bit 4 = Drive select First hard drive Second hard drive bits 3-0 = Head select bits...
Page 52
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status I/O addresses 02F8h - 02FFh are reserved for use with serial port 2. See the bit defini- tions for I/O addresses 03F8h - 03FFh. 02F8h Transmitter holding register for serial port 2...
Page 53
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 037Ah R / W Control port for parallel port 1 bits 7-5 = Reserved bit 4 Enable IRQ bit 3 Select printer bit 2 Initialize printer bit 1 Automatic line feed...
Page 54
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 03F4h Status register for primary diskette drive controller bit 7 Data register is ready bit 6 Transfer from system to controller Transfer from controller to system bit 5 Non-DMA mode...
Page 55
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 03F8h R / W Baud rate divisor (low byte) - This byte along with the high byte (03F9h) store the data transmission rate divisor. bits 7-0 = Data bits 0-7 when the Divisor Latch Access...
Page 56
DIGITAL-LOGIC AG PCCP5 Manual V2.3 I/O Ad- Read/Write Description dress Status 03FDh Line status register - serial port 1 bit 7 = Reserved bit 6 Transmitting shift and holding registers empty bit 5 Transmitter shift register empty bit 4 Break interrupt...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.9 BIOS Data Area Definitions The BIOS Data Area is an area within system RAM that contains information about the system envi- ronment. System environment information includes definitions associated with hard disks, diskette drives, keyboard, video, as well as other BIOS functions. This area is created when the system is first powered on.
Page 58
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BIOS Data Area Definitions Continued... Location Description 15h - 16h Reserved Keyboard Shift Qualifier States bit 7 = Insert mode bit 6 = CAPS lock bit 5 = Numlock bit 4 = Scroll Lock bit 3...
Page 59
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BIOS Data Area Definitions Continued... Location Description Diskette Drive Motor Status bit 7 = Current operation Write or Format Read or Verify bit 6 = Reserved bits 5-4 = Drive Select Drive A Drive B...
Page 60
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BIOS Data Area Definitions Continued... Location Description 50h - 5Fh Position of cursor for each video page. Current cursor po- sition is stored two bytes per page. First byte specifies the column, the second byte specifies the row.
Page 61
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BIOS Data Area Definitions Continued... Location Description 78h - 7Bh Default parallel port timeout values 7Dh - 7Fh Default serial port timeout values 80h - 81h Pointer to start of keyboard buffer 82h - 83h...
Page 62
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BIOS Data Area Definitions Continued... Location Description 92h - 93h Scratch area for diskette media. Low byte for drive A, high byte for drive B. 94h - 95h Current track number for both drives. Low byte for drive A, high byte for drive B.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.9.1.1 Compatibility Service Table In order to ensure compatibility with industry-standard memory locations for interrupt service routines and miscellaneous tabular data, the BIOS maintains tables and jump vectors. Location Description FE05Bh Entry Point for POST...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.10.2 VGA / LCD BIOS for 65555 and (69000 not supported) VGA BIOS The 65555 and 69000 VGA BIOS (hereafter referred to as 69000 BIOS) is an enhanced, high performance BIOS that is used with the 69000 VGA Flat Panel/CRT Controller to provide an integrated Flat panel VGA solution.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.10.4 Memory 65554/65555 Color STN-DD Panels Hor. Vert. Color Refr. DCLK Cursor FB/C FB/M Video Total Total Resol. Resol. kByte kByte kByte kByte Input with kByte Video Video 25.175 31.500 31.500 36.000 25.175 1024 31.500 1024 31.500...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.10.6 Supported Standard VGA Modes Mode: Type: Colors: CRT: Text: Graphic: DRAM: Monitor: Refresh/HR: Text 40 x 25 320 x 200 256k 70 Hz Text 80 x 25 640 x 200 256k 70 Hz Graphic...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.10.7 VGA CRT/LCD Display Driver The purpose of the enclosed software drivers is to take advantage of the extended features of the 65554VGA controller. These capabilities include: Resolutions up to 1600 x 1280 in graphics modes...
I2C bus. To test the video input, you need to load WIN95 and the DIGITAL-LOGIC’s demonstration program. Connect up to three cameras or other video sources (PAL or NTSC) to the video input connector and start the system.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11 HiQ Video Multimedia Support The 69000 uses independent multimedia capture and display systems on chip. The capture system places data in display memory (usually off screen) and the display system places the data in a window on the screen.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.1 HiQVideo Series Programming Examples 4.11.1.1 Introduction This application note shows how the CHIPS HiQVideo??Series controllers can be used for video capture and playback. This document includes a description of the hardware configuration, a discussion of the functions, and actual program- ming examples.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.2 How to enable video capture and playback module (Init) This code should be executed before video starts flowing into the port. 1. Save and Set XRD0[4] = 1 2. Save and Set SAR04 = 0x2A; // To get wider (> 352) playback buffer width Static USHORT XR60,XRD0,SAR04;...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.5 How to stop video capture //------------------------------------------------------------------------- // FreezeVideo() : Stops capturing the incoming video; whatever is in the // frame buffer is being displayed. // Enter: // none // Exit : // Nothing //------------------------------------------------------------------------- void FreezeVideo() int mr03;...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.6 How to set input video color format CHIPS 6555x supports three basic color formats which are YUV4:2:2, RG555 and RGB565. Each format is 16 bit per pixel. The 6555x also allows swapping of the UV positions within a 32 bit dword. The default sequence for YUV4:2:2 is Byte0=Y0, Byte1=U, Byte2=Y1, Byte3=V.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.8 How to enable/disable double buffer CHIPS 6555x supports double buffering for the video capture and playback. Double buffering needs more memory but it minimizes the tearing effect generated by fast changing pictures. We assume that there is enough memory to accommo- date both buffers and that the buffer address is programmed in (MR06, MR07, MR08, MR09, MR0A, MR0B).
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.10 How to crop input video (programming of acquisition rectangle) Video acquisition rectangle is used to crop the unwanted video input data before the 6555x hardware scales it and grabs it into off-screen buffer. This is also used to crop vertical blank interval data (Closed Caption or Tele Text) from the NTSC video.
Page 80
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Definition of CHIPSMM.H /************************************************************************ * Description: Hardware register definitiona file for 6555x * * Copyright (C) Chips and Technologies, Inc. 1995 * ************************************************************************/ #define WritePortUchar(p,v) outp((USHORT)p,v) #define WritePortUshort(p,v) outpw((USHORT)p,v) #define WritePortUlong(p,v) outpd((USHORT)p,v) #define ReadPortUchar(p) inp((USHORT)p)
Page 81
DIGITAL-LOGIC AG PCCP5 Manual V2.3 #define MR_VDP_PITCH_QD 0x28 // Pitch of Video Display Window in // quad words (8 bytes = 1QD) #define MR_VDP_WIN_XL_L 0x2A // Display Window X-Left low #define MR_VDP_WIN_XL_H 0x2B // Display Window X-Left high #define MR_VDP_WIN_XR_L 0x2C // Display Window X-Right low...
Page 82
DIGITAL-LOGIC AG PCCP5 Manual V2.3 #define VIC3_Y_FLIPPED 0x02 // capture direction, 1:bottom to top, // 0: top to bottom #define VIC3_HFILTER 0x04 // 1:enable horizontal filter at input, // 0:no h filter #define VIC3_DB_VLOCK 0x08 // 1:DoubleBuffer Vsync locked, // 0:DoubleBuffer CPU forced...
Page 83
DIGITAL-LOGIC AG PCCP5 Manual V2.3 #define VDC3_DB_CPU_PTR 0x04 // 1:Dbl buf src is buf ptr set by CPU // 0:Dbl buf src is Input Aqisition's // last frame #define VDC3_DB_PTR2 0x10 // 1:CPU buffer is pointer 2 // 0:CPU buffer is pointer 1...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.11 Video Input board V2.2 and newer with the SAA7111 VIP The 65554/555 Series integrated configuration reguires only a NTSC/PAL decoder VPX 3220A (from ITT) and standard DRAMs, without additional memory. The ITT decoder implements a 3 channel video multi- plexer, which may be software controlled over the I2C bus.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 4.11.11.2 of the SAA7111A VideoInput Processor Operation The SECAM-processing contains the following blocks: Baseband ‘bell’ filters to reconstruct the amplitude and phase equalized 0 and 90??FM-signals Phase demodulator and differentiator (FM-demodulation) Pe-emphasis filter to compensate the pre-emphasised input signal, including frequency offset compensation (DB or DR white carrier values are subtracted from the signal, controlled by the SECAM-switch signal).
DIGITAL-LOGIC AG PCCP5 Manual V2.3 ESCRIPTION OF THE CONNECTORS Flat cable • 44pin IDE is: IDT Terminal for Dual Row (2.00mm grid) and 1.00mm flat cable • All others are: IDT Terminal for Dual Row 0.1" (2.54mm grid) and 1.27mm flat cable...
Page 87
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Power supply connector Signal Pin 1 VCC Logic, CPU Pin 2 +12V for LCD and sound (ESS1869) Pin 3 Ground J22 = COM1 serial port connector, new since V2.2 (J74 optionally for stackthrough) Channel: Header onboard...
Page 88
DIGITAL-LOGIC AG PCCP5 Manual V2.3 COM2 RS422/485 (4wire), new since V2.2 Signal Pin 1 Pin 2 Pin 3 Pin 4 Ethernet Twisted Pair interface 10/100Mhz, (assembling option) Pin J64 * Signal RJ-45 Pin Signal Pin 1 = TX+ Pin 1...
Page 89
DIGITAL-LOGIC AG PCCP5 Manual V2.3 IDE interface connector – AT- IDE 3,5" 40 pins RM2.54 Signal Signal Pin 1 = Reset (active low) Pin 2 = N.C. Pin 3 = D7 Pin 4 = D8 Pin 5 = D6 Pin 6...
Page 90
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Optionally assembled on the rear side for micro floppy 3,5" (26 pins FCC-header Signal Pin 1 = VCC Pin 2 = Index Pin 3 = VCC Pin 4 = Drive select Pin 5 = VCC...
Page 91
DIGITAL-LOGIC AG PCCP5 Manual V2.3 PS/2 – keyboard connector The keyboard connector, is a 6pin PS/2 connector that provides an interface for PS/2-keyboards. Keyboard Signal Pin 1 = Keyboard Data Pin 2 = GND Pin 3 = GND Pin 4...
Page 92
DIGITAL-LOGIC AG PCCP5 Manual V2.3 VGA-LCD 50pin RM2.00mm connector Signal Function Pin 1 M/FPM M-Clock Pin 2 Frame Pin 3 VBACKLSAFE 12V/1A for Backlight Pin 4 Line pulse Pin 5 VCC for LCD 5V or 3.3V (selected by J54) Pin 6...
Page 93
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Extended LCD connector Signal Function Pin 1 Pin 2 VGA-Red Pin 3 VGA-Green Pin 4 VGA-Blue Pin 5 VGA-Horiz. Synch Pin 6 VGA-Vert. Synch Pin 7 Shiftclock Pin 8 Ground SCSI connector (50pin RM2.54), (if this option is assembled)
Page 94
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Utility connector Function Pin 1 PS/2 Mouse Data Pin 2 PS/2 Mouse Clock Pin 3 PS/2 Keyboard Clock (front connector) Pin 4 PS/2 Keyboard Data (front connector) Pin 5 Keyboard Clock intern (needs Matrix Controller or jumper J46)
Page 95
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Video Input Function Pin 1 Video Input Channel 3 PAL or NTSC * Pin 2 Video Input Channel 2 PAL or NTSC Pin 3 Pin 4 Video Input Channel 1 PAL or NTSC * Pin 5...
Page 96
This signals must be isolated with a Ethernet transformator (PE64103 from Pulse Engineering or similar) and amplified with an National 8392C circuit for the coaxial connector. Please ask DesignIn Center of DIGITAL-LOGIC to get a sample schematics for the 10BASE-2 applica- tion.
Page 97
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Internal speaker, new since V2.3 Signal Pin 1 Pin 2 Audio J34/35 PC/104 BUS Interface Ground Ground IOCHCK Ground SBHE MEMCS16 RESET LA23 IOCS16 LA22 IRQ10 IRQ9 LA21 IRQ11 LA20 IRQ12 DRQ2 LA19 IRQ15 (-12V)
DIGITAL-LOGIC AG PCCP5 Manual V2.3 5.1 Jumpers on this MICROSPACE product Jumper locations on the board The figure shows the location of all the jumper blocks on the PCC-P5 board. The numbers shown in this fi g- ure are silk screened on the board so that the pins can easily be located. This chapter refers to the individual pin for these jumpers.
Page 100
DIGITAL-LOGIC AG PCCP5 Manual V2.3 The jumpers on the top- and bottom- side of the PCC-P5, (solder jumpers) Parallel Port Address (default LPT1) PCF1 (RTS1) R54 ** PCF0 (TXD1) J16 ** Port address Low 1-2 Disabled high 2-3 PS2 3BCh...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 5.1.1 CPU core voltages selection, (since V2.2) For INTEL P5-166Mhz select 3.3V For INTEL P5-200Mhz select 2.9V For AMD K6-2-266Mhz select 2.0V J88: V-ID4 V-ID3 V-ID2 V-ID1 V-ID0 Rated Output Pos: 9-10 Pos: 7-8 Pos: 5-6...
Page 102
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BFx-Settings for different CPU’s. INTEL P1 MMX-L AMD-K6 AMD-K6 2.0** 2.0 or 6.0* 100/233 1.5**/3.5 266/300 4.0/4.5 4.0/4.5 Model 8 (F:8) MMX (330Ω pull up {MSM-P5} ) OPEN jumper CLOSED jumper Remarks: AMD’s need a customized BIOS.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 6 LED CRITERIONS Color Function Primary HDD LAN TX LAN RX LAN linked LAN busy Not defined ABLE NTERFACE 7.1 The Floppy Disk Cable IDT Terminal for Dual Row 0.1" (2.54 mm grid) and 1.27 mm flat cable...
MASTER drive (= C:) and the second is the SLAVE drive. Check the selection of the drive in the technical manual. An inverse connection could destroy the drive or the MICROSPACE PCC-P5. Be very careful. There is no warranty in this case.
Check the pin 1 marker of the cable and the connector before you power-on. See the technical manual of the drives used, because a wrong cable will immediately destroy the drive and/or the MICROSPACE PCC-P5 board. There is no warranty in this case. Without the technical manual you cannot connect this type of drive.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 7.4 The COM 1/2 Serial Interface Cable DT terminal for dual row 0.1" (2.54 mm grid) and 1.27 mm flat cable Line of pin 1 COM1 9pin D-Sub male C O M 1 / 2 ATTENTION: Do not short-circuit these signal lines.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 PECIAL ERIPHERALS PTIONAL UNCTIONS 8.1 Special Peripherals 8.1.1 Multifunction latch The multifunction latch allows control over several functions such as powerdown, contrast and watchdog. This latch can be controlled by the application program. Latch 1:...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 THERNET 9.1 Ethernet IO-Address and IRQ selection The Ethernet interface is configured with the values stored in an EEPROM. The default values are: Jumper Base BUS INTERFACE Configuration IOS0 IOS1 IOS2 address closed closed closed...
! RESTART THE PC SYSTEM TO INITIALIZE THE NEW CONFIGURATION ! B. Generate the corresponding NET.CFG file The NET.CFG file can be altered or created using a normal ASCII editor or with the tools from Digital-Logic. This step must be taken at the beginning or after selecting a new configuration.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 9.3 Utilities for programming EEPROM and DIAGNOSTICS The EEPROM is factory programmed with the default values shown in chapter 3. If the node address should be modified, use a program utility. Use this program to store the standard defaults in the EEPROM: ETHPROG.EXE...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 9.4.1 INT 15h SFR Functions All functions are performed by starting the SW-interrupt 15hex with the following arguments: Function: WRITE TO EEPROM Number: Description: Writes the Data byte into the addressed User-Memory-Cell from the serial EEPROM.
Page 118
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Output Values: DX,CX,BX Serialnumber (Binary, not Ascii) Function: WRITE PRODUCTION DATE & RESET DLAG-COUNTERS Number: Description: Writes the production date into the addressed DLAG-Memory-Cell from the serial EEPROM. The old value is automatically deleted. If the Password is also in DX, the counters will be resettet (=0).
Page 119
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Function: TRANSFER KEYMATRIX TO EEPROM Number: NOT AVAILABLE ON THIS BOARD! Description: Transfers the Keymatrix table from the Keyboard controller to the serial EEPROM. Input Values: AH = E7h Function Request Output Values: None, all registers are preserved.
Page 120
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Function: READ INFO3 FROM THE EEPROM Number: Description: Reads the information bytes out of the serial EEPROM. Input Values: AH = EAh Function Request Output Values: counter of BOOTERRORS counter of SETUP ENTRIES counter of LOW BATTERY ERROR...
Page 121
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Function: SET POWERSAVE Number: Description: Sets Powersave options. Input Values: AH = EDh Function Request AL 00 => LCD Powersave Bit 2 LCD-VDD on/off NOT AVAILABLE Bit 1 LCD-VEE on/off NOT AVAILABLE Bit 0 LCD-Backl. on/off NOT AVAILABLE 01 =>...
Page 122
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Function: LED SWITCH-STATUS Number: NOT AVAILABLE ON THIS BOARD! Description: Sets LED and reads the switches. Input Values: AH = EEh Function Request AL 01 Set LEDs only Reads Switches only Set LEDs and read Switches...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 10 SCSI I NTERFACE OPTION Please note, that the option SCSI-2 is not available on the SCSI connector J38, as these additional data signals are not connected to this connector. The SCSI-2 interface is realized with the NCR 53C810 controller. This chip is fully supported by NCR SCSI Device Management System (SDMS) software, that supports the Advanced SCSI Protocol Interface (ASPI) and the ANSI Common Access Method (CAM).
Version Date Low Level Format Utility SCSIFMT.EXE SCSIFMT-3.03.00 02/05/95 If the SCSI Boot-extension in the BIOS from DIGITAL-LOGIC AG does not support the environment used by the customer, then check for these drivers at NCR directly or at DIGITAL-LOGIC AG.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 OUNDPORT RIVER NSTALLATION Since boardversion V2.2, the sound chip is an ESS1869 and therefore, please refer always to all the ESS drivers and programs The power- amplifier needs a +12V power supply. Please be sure, that the +12V / 200mA is connected to the external main power input.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Procedure example Run esscfg.exe and use the following settings: 2nd DMA Adr. = 220 1) All other = disabled 2) Reboot the system 3) Add a VESA driver (vesa.com) to the autoexec.bat (Necessary when using the shareware "SUPERSONIC" and if grafic controller is set to Vesa LocalBus) 4) Install des program SUPERSONIC with install.exe and configure the devices afterwards with the...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 11.3 AD1816 sound chip 11.3.1 Driver for WIN 3.11 Insert the DRIVER DISK FOR WIN3.1, after starting windows V3.1. Run „SETUP.EXE“ on the driver floppy- disk A:. Choose „INSTALL“ for all the files to be loaded and system files to be modified. The setup utility al- lows a different directory to be choosen other than default „...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 11.3.2 Driver for WIN 95 After installing the MSMM104 card, Win95 will recognize the new hardware by displaying a dialog box „New Hardware Found AD1816“. Insert DRIVER DISK WIN95 into the floppydisk A:. Select the option „Driver from disk provided by hardware manufacturer“, and hit ENTER.
LASHDISK On the SSD 36pin socket a DiskOnChip DOC2000 module from M-Systems may be installed with a capacity of 512k to 12MByte. This device is available from DIGITAL-LOGIC AG. Operating Systems: DOS, DL-DOS, RTX-DOS, WIN 3.11, ROM-WIN are working with these drivers.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 UILDING A YSTEM To build up a system based on your board, you should prepare the following equipments: A stable power supply of 5V (> 3 ampères), depending on the cpu, memory, etc. Assemble CPU with the proper clk- settings and cooling (fan) depending on board.
Page 131
DIGITAL-LOGIC AG PCCP5 Manual V2.3 BEEP CODE: 1 short DRAM refresh 1 long POST ok 1 cont. Power supply 1 l / 1 s Motherboard 1 l / 2 s Graphic card 1 l / 3 s Video DAC Parity...
Does the harddisk spindle motor start? Reset the CMOS-RAM: see A.3. C. If the error appears again Contact your nearest Digital-Logic dealer for Technical Support. Or contact our Technical Support by Fax ++41 32 681 53 31 DIGITAL-LOGIC AG, Switzerland...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 IAGNOSTICS Check point Description Uncompressed INIT code check-points NMI is Disabled. CPU ID saved. Init code Checksum verification starting. To do DMA init, Keyboard controller BAT test, start memory refresh and going to 4GB flat mode.
Page 134
DIGITAL-LOGIC AG PCCP5 Manual V2.3 To prepare the descriptor tables. To enter in virtual mode for memory test. To enable interrupts for diagnostics mode. To initialize data to check memory wrap around at 0:0. Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size.
Page 135
DIGITAL-LOGIC AG PCCP5 Manual V2.3 The system BIOS gives control to the different BUSes at following check-points to performe vari- ous tasks on the different BUSes. CHECK-POINT DESCRIPTION OF CHECK-POINT Different BUSes init (system, static, output devices) to start if present.
Program's Main Menu as follows: 1.Turn on or reboot the system. The following screen appears with a series of diagnostic check. AMIBIOS (C) 1996 American Megatrends Inc., DIGITAL-LOGIC AG Switzerland BIOS-Version: 3.20 19980406-0-AA Hit <DEL> if you want to run setup (C) American Megatrends Inc.,...
Page 137
DIGITAL-LOGIC AG PCCP5 Manual V2.3 3. After pressing <DEL> key, the BIOS Setup screen (as below) will display. AMIBIOS HIFLEX SETUP UTILITY – VERSION 1.15 (C) 1996 American Megatrends, Inc. All Rights Reserved Standard CMOS Setup Advanced CMOS Setup Advanced Chipset Setup...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 15.2 Standard CMOS Setup Press <ENTER> on "Standard CMOS Setup" of MAIN MENU SCREEN and the above screen appears. AMIBIOS SETUP – STANDARD CMOS SETUP (C) 1996 American Megatrends, Inc. All Rights Reserved Date (mm/dd/yyyy) :...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 15.3 Advanced CMOS Setup Press <ENTER> on "Advanced CMOS Setup" of MAIN MENU SCREEN and the screen as below will display. AMIBIOS SETUP - ADVANCED CMOS SETUP (C)1996 American Megatrends, Inc. All Rights Reserved Quick Boot...
Page 140
DIGITAL-LOGIC AG PCCP5 Manual V2.3 The settings are Enabled or Disabled. Typematic Rate This option sets the rate at which characters displayed on the screen repeat when a key is pressed and held down. The settings are Fast or Slow char- acters per second.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Advanced Chipset Setup 15.4 Press <ENTER> on "Advanced Chipset Setup" of MAIN MENU SCREEN and the screen as below will display. AMIBIOS SETUP - ADVANCED CHIPSET SETUP (C)1996 American Megatrends, Inc. All Rights Reserved Memory Hole...
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Power Management Setup 15.5 Press <ENTER> on "Power Management Setup" of MAIN MENU SCREEN and the screen (as below) will display. AMIBIOS SETUP - POWER MANAGEMENT SETUP (C)1996 American Megatrends, Inc. All Rights Reserved Power Management/APM...
Page 143
DIGITAL-LOGIC AG PCCP5 Manual V2.3 state specified in the Hard Disk Power Down Mode option (see the previ- ous selection). The settings are Disabled or 1-14 min. Standby Timeout This option specifies the length of a period of system inactivity while in Full (Minutes) power on state.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 PCI / Plug and Play Setup 15.6 Press <ENTER> on "PCI/PLUG and PLAY Setup" of MAIN MENU SCREEN and the screen as below will display. AMIBIOS SETUP - PCI/PLUG AND PLAY SETUP (C)1996 American Megatrends, Inc. All Rights Reserved...
Page 145
DIGITAL-LOGIC AG PCCP5 Manual V2.3 PCI Latency Timer (PCI This option specifies the latency timings (in PCI clocks) for all PCI devices Clocks) on the PCI bus. The settings are 32, 64, 128, 160, 192, 224 or 248. PCI IDE Busmaster Set this option to Enabled to specifiy that the IDE controller on the PCI local bus includes a bus mastering capability.
DIGITAL-LOGIC AG PCCP5 Manual V2.3 Peripheral Setup 15.7 Press <ENTER> on "PCI/PLUG and PLAY Setup" and the screen as below will display. AMIBIOS SETUP – PERIPHERAL SETUP (C) 1996 American Megatrends, Inc. All Rights Reserved OnBoard FDC Auto Available Options:...
Need help?
Do you have a question about the MICROSPACE PCC-P5 and is the answer not in the manual?
Questions and answers