Clevo N170RD1 Service Manual page 86

Table of Contents

Advertisement

Schematic Diagrams
PCH 9/9
D
Sheet 33 of 62
PCH 9/9
C
B
A
B - 34 PCH 9/9
5
4
NO REBOOT STARP
ENABLE: HIGH
(INTERNAL WEAK PD)
3.3VS
R1803
U138J
*4.7K_04
LPSS_GSPI0_MOSI
BD2
X
VSS
BD45
VSS
BD44
VSS
11/5 remove
BE44
VSS
D45
VSS
A42
VSS
B45
VSS
B44
VSS
A4
BOOT STARP
VSS
A3
ENABLE:LPC IS SELECT
VSS
B2
(INTERNAL WEAK PD)
VSS
A2
VSS
3.3VA
B1
VSS
BB1
VSS
BC1
VSS
A44
R1800
VSS
C1
RSVD
*4.7K_04
D1
RSVD
LPSS_GSPI1_MOSI
X
HM170
11/5 remove
_
U138K
LPSS_GSPI1_MOSI
AT29
GPP_B22/GSPI1_MOSI
AR29
GPP_B21/GSPI1_MISO
AV29
GPP_B20/GSPI1_CLK
BC27
GPP_B19/GSPI1_CS#
LPSS_GSPI0_MOSI
BD28
GPP_B18/GSPI0_MOSI
LPSS_GSPI0_MISO
BD27
GPP_B17/GSPI0_MISO
GPP_B16
AW27
GPP_B16/GSPI0_CLK
GPP_B15
AR24
X
GPP_B15/GSPI0_CS#
X
X
AV44
GPP_C9/UART0_TXD
BA41
GPP_C8/UART0_RXD
AU44
GPP_C11/UART0_CTS#
AV43
GPP_C10/UART0_RTS#
AU41
GPP_C15/UART1_CTS#/ISH_UART1_CTS#
AT44
GPP_C14/UART1_RTS#/ISH_UART1_RTS#
AT43
GPP_C13/UART1_TXD/ISH_UART1_TXD
AU43
GPP_C12/UART1_RXD/ISH_UART1_RXD
UART2_CTS#
AN43
GPP_C23/UART2_CTS#
UART2_RTS#
AN44
GPP_C22/UART2_RTS#
UART2_TXD
AR39
Debug COM port
X
GPP_C21/UART2_TXD
X
UART2_RXD
AR45
GPP_C20/UART2_RXD
X
X
AR41
GPP_C19/I2C1_SCL
AR44
GPP_C18/I2C1_SDA
AR38
GPP_C17/I2C0_SCL
AT42
GPP_C16/I2C0_SDA
AM44
GPP_D4/ISH_I2C2_SDA/ISH_I2C3_SDA
AJ44
GPP_D23/ISH_I2C2_SCL/ISH_I2C3_SCL
UART2_TXD
R2448
*0_04
HM170
DGPU_PW R_EN#
[29,55]
_
_
5
4
3
SPT-H_PCH
DFX TEST MODE QUALIFIER FOR OTHER
DFX STRAP WHEN SAMPLED LOW
(WEAK INTERNAL PU)
AR22
RSVD
11/9 remove
W13
RSVD
U13
RSVD
P31
RSVD
N31
RSVD
P27
RSVD
R27
RSVD
N29
RSVD
P29
RSVD
AN29
RSVD
R24
RSVD
P24
RSVD
PCH_XDP_PREQ#_R
AT3
PREQ#
AT4
PCH_XDP_PRDY#_R
PRDY#
AY5
H_TRST#_R
X
CPU_TRST#
AL2
PCH_2_CPU_TRIGGER_R
R1806
X
30.1_1%_04
PCH_TRIGOUT
PCH_2_CPU_TRIGGER
AK1
X
CPU_2_PCH_TRIGGER
PCH_TRIGIN
_
10 OF 12
REV = 1.3
SPT-H_PCH
AL44
GPP_D9
AL36
BOARD_ID1
GPP_D10
AL35
BOARD_ID2
GPP_D11
AJ39
GPP_D12
TPM_DET
GSYNC_DET
AJ43
GPP_D16/ISH_UART0_CTS#
AL43
GPP_D15/ISH_UART0_RTS#
AK44
GPP_D14/ISH_UART0_TXD/SML0BCLK/I2C2_SCL
AK45
GPP_D13/ISH_UART0_RXD/SML0BDATA/I2C2_SDA
BC38
GPP_H20/ISH_I2C0_SCL
BB38
GPP_H19/ISH_I2C0_SDA
BD38
GPP_H22/ISH_I2C1_SCL
BE39
GPP_H21/ISH_I2C1_SDA
BC22
DGPU_PW M_SELECT#
GPP_A23/ISH_GP5
BD18
GPP_A22/ISH_GP4
BE21
GPP_A21/ISH_GP3
BD22
GPP_A20/ISH_GP2
BD21
GPP_A19/ISH_GP1
BB22
SB_BLON
GPP_A18/ISH_GP0
SB_BLON
BC19
GPP_A17/ISH_GP7
11 OF 12
REV = 1.3
[5,25,28,31,38,40,41,42,44,45,47,48,56]
[5,25,27,28,31,41,44,55]
[9,10,11,12,14,25,27,28,29,30,31,35,38,39,40,41,42,43,44,47,49,51,53]
3
2
1
[7]
[7]
GSYNC_DET
R2093
[41]
R2309
R2307
*1K_04
*1K_04
*1K_04
X
X
X
BOARD_ID
GSYNC_DET
N150RD,N155RD:1
GSYNC :1
N170RD:0
non-GSYNC:0
3.3VS
DGPU_PW M_SELECT#
R1798
*10K_04
X
VDD3
SB_BLON
[12]
R1797
*10K_04
X
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[33] PCH 10_11/12-UART,I2C,GPIO
[33] PCH 10_11/12-UART,I2C,GPIO
[33] PCH 10_11/12-UART,I2C,GPIO
VDD3
3.3VA
Size
Size
Size
Document Number
Document Number
Document Number
3.3VS
6-7P-N15F9-003
6-7P-N15F9-003
6-7P-N15F9-003
Custom
Custom
Custom
Date:
Date:
Date:
W ednesday, April 13, 2016
W ednesday, April 13, 2016
W ednesday, April 13, 2016
Sheet
Sheet
Sheet
33
33
33
of
of
of
2
1
D
C
B
A
Rev
Rev
Rev
1.0
1.0
1.0
66
66
66

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents