Table of Contents
Advertisement
Schematic Diagrams
DDR4 SO-DIMM A_0
D
Sheet 9 of 62
DDR4 SO-DIMM
A_0
C
B
A
B - 10 DDR4 SO-DIMM A_0
5
4
Channel A SO-DIMM 0[RAM1]
[4]
M_A_CLK_DDR0
[4]
M_A_CLK_DDR#0
[4]
M_A_CLK_DDR1
[4]
M_A_CLK_DDR#1
[4]
M_A_CKE0
[4]
M_A_CKE1
[4]
M_A_CS#0
[4]
M_A_CS#1
PLACE THE CAP WITHIN 200 MILS FROM THE SODIMM
[4]
M_A_ODT0
DDR4_DRAMRST#
[4]
M_A_ODT1
[10,28]
DDR4_DRAMRST#
[4]
M_A_BG0
[4]
M_A_BG1
[4]
M_A_BA0
11/5 remove
[4]
M_A_BA1
[4]
M_A_A0
[4]
M_A_A1
[4]
M_A_A2
[4]
M_A_A3
[4]
M_A_A4
[4]
M_A_A5
[4]
M_A_A6
PLACE THE CAP CLOSE TO SODIMM
[4]
M_A_A7
[4]
M_A_A8
DDR_VREFCA_CHA_DIMM
[4]
M_A_A9
[4]
M_A_A10
C1841
[4]
M_A_A11
[4]
M_A_A12
0.1u_10V_X7R_04
[4]
M_A_A13
11/5 remove
[4]
M_A_WE#
_
[4]
M_A_CAS#
[4]
M_A_RAS#
[4]
M_A_ACT#
[4]
DDR0_A_PARITY
[4]
DDR0_A_ALERT#
DDR_VREFCA_CHA_DIMM
[10,11,28,41,42]
SMB_DATA
[10,11,28,41,42]
SMB_CLK
2.5V
CHA_DIMM0=000
C1843
C1845
11/9 remove
CHA_DIMM1=001
10u_6.3V_X5R_06
1u_6.3V_X5R_04
CHB_DIMM0=010
_
_
CHB_DIMM1=011
VDDQ_VTT
C1847
C1848
10u_6.3V_X5R_06
1u_6.3V_X5R_04
_
_
VDDQ
C1850
+
330uF_2.5V_12m_6.6*6.6*4.2
_
VDDQ
C1853
C1854
C1855
C1856
C1857
C1858
C1859
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
_
_
_
_
_
_
_
_
VDDQ
C1861
C1862
C1863
C1864
C1865
C1866
C1867
1u_6.3V_X5R_04
1u_6.3V_X5R_04
1u_6.3V_X5R_04
1u_6.3V_X5R_04
1u_6.3V_X5R_04
1u_6.3V_X5R_04
1u_6.3V_X5R_04
_
_
_
_
_
_
_
_
5
4
3
RSV TYPE
DDR4
H=8mm
VDDQ
J_DIMMA_1A
137
8
CK0_T
DQ0
M_A_DQ5
[4]
139
7
CK0_C
DQ1
M_A_DQ0
[4]
138
20
CK1_T
DQ2
M_A_DQ2
[4]
140
21
CK1_C
DQ3
M_A_DQ3
[4]
4
M_A_DQ1
[4]
DQ4
109
3
M_A_DQ4
[4]
CKE0
DQ5
110
16
M_A_DQ6
[4]
CKE1
DQ6
17
DQ7
M_A_DQ7
[4]
149
28
S0*
DQ8
M_A_DQ8
[4]
157
29
S1*
DQ9
M_A_DQ12
[4]
41
DQ10
M_A_DQ14
[4]
155
42
ODT0
DQ11
M_A_DQ11
[4]
161
24
ODT1
DQ12
M_A_DQ9
[4]
25
M_A_DQ13
[4]
DQ13
115
38
M_A_DQ10
[4]
BG0
DQ14
113
37
M_A_DQ15
[4]
BG1
DQ15
150
50
BA0
DQ16
M_A_DQ17
[4]
145
49
BA1
DQ17
M_A_DQ20
[4]
62
DQ18
M_A_DQ23
[4]
144
63
A0
DQ19
M_A_DQ18
[4]
133
46
A1
DQ20
M_A_DQ16
[4]
132
45
A2
DQ21
M_A_DQ21
[4]
131
58
M_A_DQ19
[4]
A3
DQ22
128
59
M_A_DQ22
[4]
A4
DQ23
126
70
A5
DQ24
M_A_DQ25
[4]
127
71
A6
DQ25
M_A_DQ28
[4]
122
83
A7
DQ26
M_A_DQ30
[4]
125
84
A8
DQ27
M_A_DQ31
[4]
121
66
A9
DQ28
M_A_DQ24
[4]
146
67
A10_AP
DQ29
M_A_DQ29
[4]
120
79
A11
DQ30
M_A_DQ27
[4]
119
80
M_A_DQ26
[4]
A12
DQ31
158
174
M_A_DQ32
[4]
A13
DQ32
151
173
M_A_DQ37
[4]
A14_WE*
DQ33
156
187
A15_CAS*
DQ34
M_A_DQ39
[4]
152
186
A16_RAS*
DQ35
M_A_DQ34
[4]
170
DQ36
M_A_DQ36
[4]
169
DQ37
M_A_DQ33
[4]
114
183
ACT*
DQ38
M_A_DQ38
[4]
182
DQ39
M_A_DQ35
[4]
143
195
M_A_DQ41
[4]
PARITY
DQ40
116
194
M_A_DQ45
[4]
ALERT*
DQ41
134
207
M_A_DQ46
[4]
DDR4_DRAMRST#
EVENT*
DQ42
108
208
RESET*
DQ43
M_A_DQ42
[4]
191
DQ44
M_A_DQ44
[4]
164
190
VREFCA
DQ45
M_A_DQ40
[4]
203
DQ46
M_A_DQ43
[4]
254
204
SDA
DQ47
M_A_DQ47
[4]
253
216
SCL
DQ48
M_A_DQ49
[4]
215
DQ49
M_A_DQ52
[4]
000
166
228
M_A_DQ55
[4]
SA2
DQ50
260
229
M_A_DQ51
[4]
SA1
DQ51
D03
256
211
M_A_DQ50
[4]
SA0
DQ52
212
DQ53
M_A_DQ48
[4]
224
DQ54
M_A_DQ53
[4]
225
DQ55
M_A_DQ54
[4]
92
237
CB0_NC
DQ56
M_A_DQ61
[4]
91
236
CB1_NC
DQ57
M_A_DQ60
[4]
101
249
CB2_NC
DQ58
M_A_DQ58
[4]
105
250
M_A_DQ63
[4]
CB3_NC
DQ59
88
232
M_A_DQ56
[4]
CB4_NC
DQ60
87
233
M_A_DQ57
[4]
CB5_NC
DQ61
100
245
CB6_NC
DQ62
M_A_DQ62
[4]
104
246
CB7_NC
DQ63
M_A_DQ59
[4]
M_A_DQS[7:0]
[4]
12
13
M_A_DQS0
VDDQ
DM0*/DBI0*
DQS0_T
33
34
M_A_DQS1
DM1*/DBI1*
DQS1_T
54
55
M_A_DQS2
DM2*/DBI2*
DQS2_T
M_A_DQS3
75
76
DM3*/DBI3*
DQS3_T
M_A_DQS4
178
179
DM4*/DBI4*
DQS4_T
M_A_DQS5
199
200
DM5*/DBI5*
DQS5_T
220
221
M_A_DQS6
DM6*/DBI6*
DQS6_T
241
242
M_A_DQS7
DM7*/DBI7*
DQS7_T
96
97
DM8*/DBI8*
DQS8_T
M_A_DQS#[7:0]
[4]
11
M_A_DQS#0
DQS0_C
32
M_A_DQS#1
VDDQ
DQS1_C
M_A_DQS#2
53
DQS2_C
M_A_DQS#3
74
DQS3_C
M_A_DQS#4
177
DQS4_C
198
M_A_DQS#5
DQS5_C
219
M_A_DQS#6
DQS6_C
240
M_A_DQS#7
DQS7_C
95
DQS8_C
162
S2*/C0
_
165
S3*/C1
C1851
C1860
D4AR0-26001-1P80
0.1u_10V_X7R_04
_
10u_6.3V_X5R_06
_
6-86-24260-002
_
[4]
DIMM_CA_CPU_VREF_A
C1868
1u_6.3V_X5R_04
_
[7,10,28,46,48]
VDDQ
_
[10,46]
VDDQ_VTT
[10,48]
2.5V
[10,11,12,14,25,27,28,29,30,31,33,35,38,39,40,41,42,43,44,47,49,51,53]
3.3VS
3
2
1
VDDQ_VTT
J_DIMMA_1B
2.5V
163
258
VDD19
VTT
160
VDD18
159
VDD17
154
259
VDD16
VPP2
153
257
VDD15
VPP1
148
VDD14
147
VDD13
3.3VS
142
VDD12
141
VDD11
136
255
VDD10
VDDSPD
135
VDD9
130
VDD8
129
C1838
C1839
VDD7
124
VDD6
123
0.1u_10V_X7R_04
2.2u_6.3V_X5R_04
VDD5
118
_
_
VDD4
117
VDD3
112
VDD2
111
VDD1
GND1
MT1
GND2
MT2
PLACE NEAR TO PIN
251
252
VSS
VSS
247
248
VSS
VSS
243
244
VSS
VSS
239
238
VSS
VSS
235
234
VSS
VSS
231
230
VSS
VSS
227
226
VSS
VSS
223
222
VSS
VSS
217
218
VSS
VSS
213
214
VSS
VSS
209
210
VSS
VSS
205
206
VSS
VSS
201
202
VSS
VSS
197
196
VSS
VSS
193
192
VSS
VSS
189
188
VSS
VSS
185
184
VSS
VSS
181
180
VSS
VSS
175
176
VSS
VSS
171
172
VSS
VSS
167
168
VSS
VSS
107
106
VSS
VSS
103
102
VSS
VSS
99
98
VSS
VSS
93
94
VSS
VSS
89
90
VSS
VSS
85
86
VSS
VSS
81
82
VSS
VSS
77
78
VSS
VSS
73
72
VSS
VSS
69
68
VSS
VSS
65
64
VSS
VSS
61
60
VSS
VSS
57
56
VSS
VSS
51
52
VSS
VSS
47
48
VSS
VSS
43
44
VSS
VSS
39
40
VSS
VSS
35
36
VSS
VSS
31
30
VSS
VSS
27
26
VSS
VSS
23
22
VSS
VSS
19
18
VSS
VSS
15
14
VSS
VSS
9
10
VSS
VSS
5
6
VSS
VSS
1
2
VSS
VSS
D4AR0-26001-1P80
_
R2102
DIMM
1K_1%_04
DDR_VREFCA_CHA_DIMM
C1852
R2103
0.1u_10V_X7R_04
1K_1%_04
_
R2104
1.8_1%_04
C1869
_
0.022u_16V_X7R_04
R2105
24.9_1%_04
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[09] DDR3 CHA SO-DIMM_0
[09] DDR3 CHA SO-DIMM_0
[09] DDR3 CHA SO-DIMM_0
Size
Size
Size
Document Number
Document Number
Document Number
6-7P-N15F9-003
6-7P-N15F9-003
6-7P-N15F9-003
Custom
Custom
Custom
N15XRF1
N15XRF1
N15XRF1
Date:
Date:
Date:
Thursday, March 17, 2016
Thursday, March 17, 2016
Thursday, March 17, 2016
Sheet
Sheet
Sheet
9
9
9
of
of
of
2
1
D
C
B
A
Rev
Rev
Rev
1.0
1.0
1.0
66
66
66
Hide quick links:
Advertisement
Table of Contents
