Table of Contents

Advertisement

Schematic Diagrams

VCCGT

D
[5,12,25,40,49]
Sheet 51 of 62
VCCGT
C
B
A
B - 52 VCCGT
5
4
,QWHO 6.</$.( ,093 32:(5 &.7   3+$6(
3.3VS
3.3VS
PR310
PR309
100K_1%_04
10K_1%_04
_
_
PC297
PC296
0.1u_16V_X7R_04
*0.1u_16V_X7R_04
DEFAULT SHORT
PJ81
_
X
*CV-40mil
1
2
ALL_SYS_PW RGD
PJ82
1mm
X
X
[25]
VCCGT_PG
PR318
PC298
PR325
PC299
47.5_1%_04
4.02K_1%_04
2200p_50V_X7R_04
_
470p_50V_X7R_04
_
_
PC301
_
PR320
1K_1%_04
47p_50V_NPO_04
VCCGT
_
_
PR327
100_04
PR322
0_04
[8]
VCCGT_SENSE
PC303
_
_
PR328
1000p_50V_X7R_04
0_04
[8]
VSSGT_SENSE
PR329
1K_1%_04
_
PR330
PC304
_
_
100_04
4700p_50V_X7R_04
_
_
PC307
PR337
VCCGT_PROG
30.1K_1%_04
470p_50V_X7R_04
VCCGT_VBOOT/ADDR
VCCGT_IMAX
_
_
1.0V_VCCST
PR344
PR434
20K_1%_04
*1K_04
_
PR345
100_04
[5,49,56]
H_PROCHOT#
X
_
PR347
4.12K_1%_04
_
PUT CLOSE
RT10
TO VCORE
PR349
_
HOT SPOT
100k_1%_04_NTC
120K_1%_04
_
_
5
4
3
VIN
5V
PR308
PR382
1K_1%_04
2.2_06
_
_
PC294
PC295
0.01u_50V_X7R_04
4.7u_6.3V_X5R_06
PU23
_
_
NCP81203PMNTXG
PR314
6X6 52PIN QFN
PR316
3
PR315
10_04
SDIO
2
5
49.9_1%_04
EN
SCLK
4
0_04
_
ALERT#
_
6
35
_
VRDY
DRVON
34
PWM1
50
38
DIFF
CSN1
39
PR317
CSP1
48
COMP
CSP12
PR319
PC300
X
[52]
CSP12
5.1K_1%_04
0.033u_16V_X7R_04
5V
33
_
_
PWM2
49
40
FB
CSN2
41
PR431
2K_1%_04
CSP2
_
32
PWM3
42
CSN3
51
43
PR323
2K_1%_04
VSP
CSP3
_
52
VSN
31
PWM2A
24
CSN2A
23
PR416
2K_1%_04
CSP2A
_
1
IOUT
45
CSSUM
VCORE PORTION
PR333
PR334
47
36K_1%_04
150K_1%_04
CSCOMP
10
1
_
2
PC305
_
PH/FDm/FDa/SR/DDR
28
46
PR336
RT9
*220p_50V_NPO_04
VBOOT/ADDR
ILIM
36
8.06K_1%_04
100k_1%_04_NTC
PC306
X
ICCMAX
1000p_50V_X7R_04
_
44
_
_
CSREF
16
DIFFA
18
COMPA
_
17
5V
FBA
30
PWM1A
26
CSN1A
25
PR342
2K_1%_04
CSP1A
_
15
VSPA
14
21
VSNA
CSSUMA
19
CSCOMPA
20
ILIMA
13
IOUTA
22
CSREFA
27
VBOOTA/ADDRA
29
SA PORTION
PSYS
12
VRHOT
11
TSENSEA
37
TSENSE
_
PC309
PR348
0.1u_16V_X7R_04
Work F=
31.6K_1%_04
BOTTOM PAD
430Khz
CONNECT TO
_
GND Through
5 VIAs
3
2
1
1.0V_VCCST
PR311
PR312
PR313
PC293
1u_6.3V_X5R_04
_
*100_04
*45.3_1%_04
*45.3_1%_04
PUT CLOSE
TO PWM
X
X
X
H_CPU_SVIDDAT
[5,49]
H_CPU_SVIDCLK
[5,49]
H_CPU_SVIDALRT#
[5,49]
DRVON2
[52]
PW M12
[52]
VCCGT
VCCGT
[8,51,52]
*100K_1%_04
VCCGT_PROG
1+0
CONFIGURATION
VCCGT_VBOOT/ADDR
PR331
66.5K_1%_06
CSP12
DEFAULT SHORT
_
PJ83
1mm
PR338
10_04
VCCGT
X
VCCGT VBOOT
PC308
_
SET AT 0V,
PR332
1000p_50V_X7R_04
SVID
41.2K_1%_04
ADDRESS=01h
_
VCCGT_IMAX
VCCGT
IMAX SET
AT 20A
[36,42,44,46,48,49,50,52,54,55]
5V
[12,39,40,44,45,46,47,49,50,52,53,54,56]
VIN
[5,7,27,28,47,49]
1.0V_VCCST
[9,10,11,12,14,25,27,28,29,30,31,33,35,38,39,40,41,42,43,44,47,49,53]
3.3VS
[8,51,52]
VCCGT
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[51] VCCGT
[51] VCCGT
[51] VCCGT
Size
Size
Size
Document Number
Document Number
Document Number
6-7P-N15F9-003
6-7P-N15F9-003
6-7P-N15F9-003
Custom
Custom
Custom
N15XRF1
N15XRF1
N15XRF1
Date:
Date:
Date:
Thursday, March 17, 2016
Thursday, March 17, 2016
Thursday, March 17, 2016
Sheet
Sheet
Sheet
51
51
51
2
1
D
C
PR324
13K_1%_04
_
*CV-40mil
PJ84
X
PR433
49.9K_1%_04
_
B
PR340
15.8K_1%_04
_
A
Rev
Rev
Rev
1.0
1.0
1.0
of
of
of
66
66
66

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents