Table of Contents
Advertisement
Panel, BKL Control
5
PANEL POWER
M: uP7553 ---- 6-02-07553-9C0
S: AP2821KTR-G1 6-02-02821-9C0
3.3VS
U11
>80 mil
4
1
VIN
VOUT
5
VIN
NEAR PIN4,5
C342
3
2
C365
EN
GND
D
1u_6.3V_X5R_04
*1u_6.3V_X5R_04
uP7553
_
X
_
PANEL_VCC_EN
R179
100K_04
_
R210
*100K_04
3.3VS
_
DP_AUX#_C
C396
0.1u_10V_X7R_04
DP_AUX#
[11]
_
DP_AUX_C
C393
0.1u_10V_X7R_04
DP_AUX
[11]
_
R203
*100K_04
_
C
DRX0#
C455
0.1u_10V_X7R_04
DP_TXN0
[11]
DRX0
C444
0.1u_10V_X7R_04
DP_TXP0
[11]
DRX1#
C426
0.1u_10V_X7R_04
_
DP_TXN1
[11]
DRX1
C417
0.1u_10V_X7R_04
_
DP_TXP1
[11]
DRX2#
C391
0.1u_10V_X7R_04
_
DP_TXN2
[11]
DRX2
C388
0.1u_10V_X7R_04
_
DP_TXP2
[11]
DRX3#
C1762
_
0.1u_10V_X7R_04
DP_TXN3
[11]
DRX3
C1763
_
0.1u_10V_X7R_04
DP_TXP3
[11]
_
_
PANEL POWER
DEFAULT SHORT
PJ38
OPEN_2A
2
1
X
Q76A
VIN
*MTS3572G6
4
3
S2
D2
C439
C421
C500
*0.22u_50V_Y5V_06
X
B
X
R643
R642
*150K_04
*100K_04
_
X
X
X
3.3V
R640
*100K_04
Q76B
*MTS3572G6
R641
X
6-15-35726-7B0
*10K_04
R1982
*0_04
PANEL_VCC_EN
1
G1
*0_04
R1983
X
[25,28,34,37,40,44,47]
SUSB#
X
LVDD_EN#
X
X
D
Q78B
5
G
*MTDN7002ZHS6R
S
X
eDP
eDP
,BRIGHTNESS
EDP CONNECTOR
3.3VS
EU2
11/9 remove
2
12
EC838
[23]
VGA_BKLPWM
0B0
VCC
11
A
[27]
L_BRIGHTNESS_R
1B0
1
A0
10
3
ER7
100K_04
S0
GND
_
5
9
0B1
VCC
8
1B1
X
4
A1
X
7
6
[11,12,23]
PS8331_SW
S1
GND
X
PI5A3158BZAE
L :PORT1
(NV)
P/N =
H: PORT2
(INTEL) (DEFAULT)
š –‘
š
_
š –‘
š
5
4
3
PANEL CONNECTOR (For coaxial cable)
PLVDD
Q113
2A
D
S
FRAME_LOCK#_R
[23]
FRAME_LOCK#
R2284
0_04
C827
R171
*2SK1018S3
X
_
R2285
*10K_04
10u_6.3V_X5R_06
*100K_04
3.3VS
_
X
X
VGA_ENAVDD
close to J_LCD1
INV_BLON
EMI
PANEL_VCC_EN
EC833
EC834
3.3VS
X
X
BAV99 RECTIFIER
STUFF FOR EDP
HPD_L
R246
1K_04
_
C474
0.1u_16V_Y5V_04
_
LEDPL_VIN
R639
*4.7K_06
X
D
Q78A
2
G
*MTDN7002ZHS6R
S
6-15-70026-7B0
X
eDP
EU1
11/9 remove
VGA_ENAVDD
2
12
[23]
VGA_ENAVDD
0B0
VCC
0.1u_16V_Y5V_04
11
[27]
NB_ENAVDD
1B0
1
ER6
100K_04
A0
PANEL_PWM
10
3
_
S0
GND
11/9 remove
_
5
9
[23]
VGA_BKLTEN
0B1
VCC
8
R143
[27]
BLON
1B1
4
100K_04
A1
ER10
*100K_04
7
6
S1
GND
X
PI5A3158BZAE
D02
_
P/N =
[11,12,23]
PS8331_SW
š –‘
š
_
L :PORT1
(NV)
š –‘
š
H: PORT2
(INTEL) (DEFAULT)
4
3
2
PLVDD
2A
3.3VS
C349
1A
1u_6.3V_X5R_04
_
FRAME_LOCK#_R
DRX0#
DRX0
DRX1#
DRX1
DRX2#
DRX2
D29
DRX3#
DRX3
DP_AUX#_C
DP_AUX_C
PANEL_VCC_EN
EDP_HPD
[11]
PANEL_PWM
INV_BLON
LEDPL_VIN
HPD_L
C486
C488
0.1u_50V_Y5V_06
0.01u_50V_X7R_04
_
_
3.3V
3.3V
U14A
74LVC08APW
U14B
1
74LVC08APW
[5,25,40,49,51]
ALL_SYS_PWRGD
3
BLON1
4
3.3V
BLON_R
2
6
BLON2
5
R1871
100K_04
_
_
_
9
3.3V
R255
*100K_04
10
X
SB_BLON
U14D
[33]
SB_BLON
74LVC08APW
12
[40,41]
LID_SW#
_
11
LID_SW#1
13
[40]
BKL_EN
R260
100K_04
3.3V
_
_
3.3VS
EC839
0.1u_16V_Y5V_04
PANEL_VCC_EN
[39,40,44,45,46,47,49,50,51,52,53,54,56]
_
[13,14,15,27,28,39,41,42,44,53]
[2,35,41,42,44,46,47,48,53,54,55]
[9,10,11,14,25,27,28,29,30,31,33,35,38,39,40,41,42,43,44,47,49,51,53]
BLON_R
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[12] PANEL,BKL CONTROL
[12] PANEL,BKL CONTROL
[12] PANEL,BKL CONTROL
Size
Size
Size
Document Number
Document Number
Document Number
Custom
Custom
Custom
Date:
Date:
Date:
Thursday, March 17, 2016
Thursday, March 17, 2016
Thursday, March 17, 2016
2
Schematic Diagrams
1
J_LCD1
1
D
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
GND5
11
GND5
12
GND4
12
GND4
13
GND3
13
GND3
14
GND2
14
GND2
15
GND1
15
GND1
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
25
25
26
26
27
27
28
28
Sheet 12 of 62
29
29
30
30
31
31
32
32
33
Panel, BKL Control
33
34
34
35
35
C
36
36
37
37
38
38
39
39
40
40
LVDFH-04008-TP00+
PCB Footprint = lvdfh-04008-tp
current = 0.3A
_
B
U14C
74LVC08APW
INV_BLON
8
R252
C480
100K_04
0.1u_10V_X7R_04
_
_
VIN
A
5VS
3.3V
3.3VS
Rev
Rev
Rev
6-7P-N15F9-003
6-7P-N15F9-003
6-7P-N15F9-003
1.0
1.0
1.0
Sheet
Sheet
Sheet
12
12
12
of
of
of
66
66
66
1
Panel, BKL Control B - 13
Hide quick links:
Advertisement
Table of Contents
