Table of Contents
Advertisement
6.2.5
Connector X1B Row D
Pin
Signal
Description
D1
GND
Power Ground
D2
IDE_D5
IDE Data Bus
D3
IDE_D10
IDE Data Bus
D4
IDE_D11
IDE Data Bus
D5
IDE_D12
IDE Data Bus
D6
IDE_D4
IDE Data Bus
D7
IDE_D0
IDE Data Bus
D8
IDE_REQ
IDE Data Bus
D9
IDE_IOW#
IDE IO Write
D10
IDE_ACK#
IDE DMA Acknowledge
D11
GND
Power Ground
D12
IDE_IRQ
IDE Interrupt Request
D13
IDE_A0
IDE Adress Bus
D14
IDE_A1
IDE Adress Bus
D15
IDE_A2
IDE Adress Bus
D16
IDE_CS1#
IDE Chip Select Channel 0
D17
IDE_CS3#
IDE Chip Select Channel 1
D18
IDE_RESET#
IDE Hard Drive Reset
D19
PCI_GNT3#
PCI Bus Grant 3
D20
PCI_REQ3#
PCI Bus Reqest 0
D21
GND
Power Ground
D22
PCI_AD1
PCI Adress & Data Bus line
D23
PCI_AD3
PCI Adress & Data Bus line
D24
PCI_AD5
PCI Adress & Data Bus line
D25
PCI_AD7
PCI Adress & Data Bus line
D26
PCI_C/BE0#
PCI Bus Command and Byte enables 0
D27
PCI_AD9
PCI Adress & Data Bus line
D28
PCI_AD11
PCI Adress & Data Bus line
D29
PCI_AD13
PCI Adress & Data Bus line
D30
PCI_AD15
PCI Adress & Data Bus line
D31
GND
Power Ground
D32
PCI_PAR
PCI Bus Parity
D33
PCI_SERR#
PCI Bus System Error
D34
PCI_STOP#
PCI Bus Stop
D35
PCI_TRDY#
PCI Bus Target Ready
D36
PCI_FRAME#
PCI Bus Cycle Frame
D37
PCI_AD16
PCI Adress & Data Bus line
D38
PCI_AD18
PCI Adress & Data Bus line
D39
PCI_AD20
PCI Adress & Data Bus line
D40
PCI_AD22
PCI Adress & Data Bus line
D41
GND
Power Ground
D42
PCI_AD24
PCI Adress & Data Bus line
D43
PCI_AD26
PCI Adress & Data Bus line
D44
PCI_AD28
PCI Adress & Data Bus line
D45
PCI_AD30
PCI Adress & Data Bus line
D46
PCI_IRQC#
PCI Bus Interrupt Request C
D47
PCI_IRQD#
PCI Bus Interrupt Request D
D48
PCI_CLKRUN#
PCI Clock Run
D49
PCI_M66EN
n.c.
D50
PCI_CLK
CLK_PCI_33M_EXT ; PCI Clock 33MHz
D51
GND
Power Ground
D52
PEG_TX0+
SDVPB_RED_P
D53
PEG_TX0-
SDVPB_RED_N
D54
PEG_LANE_RV#
n.c.
D55
PEG_TX1+
SDVPB_GREEN_P
D56
PEG_TX1-
SDVPB_GREEN_N
D57
TYPE2#
n.c. for type 2 module
D58
PEG_TX2+
SDVPB_BLUE_P
D59
PEG_TX2-
SDVPB_BLUE_N
D60
GND
Power Ground
D61
PEG_TX3+
SDVPB_CLK_P
D62
PEG_TX3-
SDVPB_CLK_N
D63
RSVD
-
D64
RSVD
-
D65
PEG_TX4+
n.c.
53
Type
Termination
Comment
PWR
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
O-3,3
-
-
O-3,3
-
-
PWR
-
-
I-5T
PD 8k25
-
O-3,3
-
-
O-3,3
-
-
O-3,3
-
-
O-3,3
-
-
O-3,3
-
-
O-3,3
-
-
O-3,3
PU 20k in ICH7
int. PU 20k in ICH9 (if PCIRST#=0 AND PWROK=1)
I-5T
PU 8k2 3,3V (S0)
-
PWR
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
PWR
-
-
I/O-5T
-
-
I/O-5T
PU 8k2 3,3V (S0)
-
I/O-5T
PU 8k2 3,3V (S0)
-
I/O-5T
PU 8k2 3,3V (S0)
-
I/O-5T
PU 8k2 3,3V (S0)
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
PWR
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I/O-5T
-
-
I-5T
PU 8k2 3,3V (S0)
-
I-5T
PU 8k2 3,3V (S0)
-
I-5T
PU 8k25 3,3V (S0)
-
nc
-
-
O-3,3
-
-
PWR
-
-
DP-O
-
-
DP-O
-
-
nc
-
-
DP-O
-
-
DP-O
-
-
nc
-
-
DP-O
-
-
DP-O
-
-
PWR
-
-
DP-O
-
-
DP-O
-
-
nc
-
-
nc
-
-
nc
-
-
Advertisement
Table of Contents
