Sony HDCU3500 Service Manual page 139

Camera control unit
Hide thumbs Also See for HDCU3500:
Table of Contents

Advertisement

Overall (5/5)
HKCU-REC55
MB-1257(5/5)
CN009
TC IN
TC OUT
ENC-185
CN501
CN302
HKCU-REC55
MAIN_6GX4
MONI_6GX4
AA
MAIN_3GX2
(From/To 3/5)
MONI_3GX2
VIDEO/AUDIO_CLK
VIDEO_CLK(74/24), AUDO_256FS/LRCK_IN.MST_27M/74M_IN
SGMII
MIO6/7_I2C_SDA/SCL
CN500
CN301
13
CPU BUS
BB
(From/To 1/5)
I2C_SDA/SCL
VUP_RX/TX
VUP_RX/TX
HDCU3500/HDCU5500
IC001
3
IC601,604
FVH
TC OUT
ZQ_LTC_DOUT
TC OUT
148.5M
BUFFER
148.35M
IC605
27M
LTC_ZQ_DIN
TC IN
TC IN
24M
BUFFER
4
SDI_6G ( 6G_OP_MAIN1-4_P/N)
MIO53-63
_USBD0-7
4
SDI_6G ( 6G_OP_REPLAY1-4_P/N)
2
SDI_3G (OP_HD_MAIN1-2_P/N)
ZQ_USB3_P/N,
2
SDI_3G (OP_HD_REPLAY1-2_O/P)
USB3_ZQ_P/N
SGMII_RX1_IN_N/P,
SGMII_ TX1_OUT_N/P
IC303-311
Buff
CPU BUS3_BUP
CPU BUS0-7,CPU ADDR0-6
IC403
X1158,IC1155,IC1157
SEGMII_RX1_OUT_P/N,SEGMII_TX1_IN_P/N
PCIE
HUB
P5_RGMII BUS
X402
SW
X1157,IC1151-1154,1158
LAN_700P_BUS
LVEPCL
25MHz
IC006
X2001
IC907
33.333MHz
VIDEO
eMMC
(CDT0-9,YDT0-9)
IC2301
LPDDR
CODEC
(NATH)
ISTREAM
(NAA_BBFDT0-15)
IC2101,2102
LPDDR
I2C_SDA/SCL
MIO6/7_I2C_SDA/SCL
I/O
EXPANDER
IC1001-1004
IC301
PS_DDR4 BUS
X1155
DDR4
IC902,903,
SATA
IC908,909
IC1501-1504
X1301
SPIFlash
ADD/CMD
PL_DDR4 BUS
Config
DDR4
ROM
X813
IC920
IC913-916
Buff
Buff
QSPI_LWR_DQ0/DQ1
PCIE/USB
PCIE
X601,IC609
IC904
ZQ_MG0_VG0I0-3_P/N
VUP_XCS_ZQ
MG0_ZQ_VG000-3_P/N
X2501
CODEC
27MHz
(MARGAUX)
SPI
FLASH
LPDDR4
IC2503
IC007
IC2601,2602
IC813-815
+1.8V
RESET
SYNQ PROG
POP RESET
SRESET
S811-814
CN-4058
CN101
J101
TC IN
TC IN
J102
TC OUT
TC OUT
IC609
VC601
27MHz
SYNC
LOCK
IC503
CLCK
IF-1371
VBUS
GEN.
+5.0V
DRIVER
CN501
CN101
CN002
VBUS
IC501
X501
24MHz
USB2.0
IC205
USB2_DP/DN
I/F
USB3_P/N
REDRIVER
USB3_DP/DN
IC001
Q002
USB_RSV2
D002
(USB)
CN401
SPF+_TX/RX_10G+/-
SPF+_TX1/RX1_10G+/-
OPTICAL
OPTICAL FIVER CABLE(LC)2P
MODULE
IC901
MDC-23
25MHz
EEPROM
IC502
IC921
148.5MHz
SPIFlash
CN303
CN100
Config
TEMP
ROM
IC507,510,514
IC515
VREFCONFIG (RSV1),
Buff
Buff
VUP_TX/RX
IC513
VUP_RECONF_X
VREFCONFIG(RSV0)
ZQ_MEM_SATA_1-4_P/N
ZQ_MEM_SDA/SCL
MEM_PWR_ON/MEM_ALL_PDWN,MEM_ZQ_INTR
150MHz
X816
33.3333MHz
200MHz
100MHz
X812
IC1100-1103
27MHz
32.768kHz
IC1200-1203
(RTC)
NAND
MEM_RESET_X
EXT
(USB)
NETWORK (FTP)
IC401
X600
X700
150MHz
200MHz
CONFIG.
/OPDATA
D00-03
MOSI/DIN
AG3 FPGA
IC800
TEMP
IC100,102
AG3_RESET
RESET
+1.8V
8-5

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hdcu5500

Table of Contents