Io System Control System - Sony PMW-1000 Service Manual

Memory recorder
Hide thumbs Also See for PMW-1000:
Table of Contents

Advertisement

When no signals are input into the REF.VIDEO INPUT connector or SD/HDSDI INPUT connector, sync timing signals
are generated from the 74 MHz or 27 MHz clock of free-running oscillation.
1-13-4.

IO System Control System

This unit mounts a RISC microprocessor (referred to as CPU: IC101/SY-425 board hereafter) as a I/O system control
CPU compatible with a real-time OS "iTRON", which provides the functions below.
PCI Bus Interface
The CPU is connected to PIERe (IC1200)/PHOT (IC1900) on the HPR-46 board via the PCI bus interface to control
them and for mutual data transfer.
The CPU also sends/receives data to/from the following devices through PHOT.
• DEC/ENC Proxy Audio DSP (IC1600, IC1601/HPR-46 board)
• LVIS (IC500/HPR-46 board)
Furthermore, the CPU also sends/receives data to/from the following devices through PHOT.
• VAX (IC200/HPR-46 board)
• A/D converter for DC power voltage detection (IC1133/HPR-46 board)
• D/A converter for free-running frequency adjustment (IC1100/HPR-46 board)
• REC AUDIO DSP, PB/MONI AUDIO DSP (IC1500, IC1501/HPR-46 board)
• NATH (IC600/HPR-46 board)
• Analog audio control (AU-351 board)
• EEPROM for analog audio level data reserve (IC806/AU-351 board)
• ROVO (IC300/VPR-118 board)
• D/A converter (IC502/VPR-118 board) for adjusting composite video level and SC phase
• VSW (IC801/VPR-118 board)
• D/A converter (IC502/VPR-118 board) for saving composite video level data and adjusting SYSTEM SC
• Character generator (IC105, IC106/VPR-118 board)
• FPAC (IC401/FP-182 board)
This CPU is also connected to the CPU board through the PCI-PCI Bridge in PHOT to transfer data between the IT
system and the IO system.
Memory Controller
• SDRAM (IC102 to IC105) control (64 bits, 256 Mbytes)
• FLASH MEMORY (IC306, IC307) control (32 bits, 64 Mbytes)
• FRAM control (8 bits, 32 Kbytes)
Serial Interface
9-pin remote control
External Control Signal
• Parallel I/O port control
RESET signal output, board detection, switch setting acquisition, etc. for parallel I/O port control devices
• PIER/PHOT/VAX/FAM Accelerator/ROVO FPGA configuration
PMW-1000
1-33

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents