Download Print this page

Seco SBC-984 User Manual page 32

Single board computer with nxp i.mx6 processor

Advertisement

interface directly at TTL level, for connection to standard serial ports commonly available (like those offered by common PCs, for example) it is necessary to use an
RS-232 transceiver module. SECO can provide such an adapter, which is part of optional accessories of the board. Please also check paragraph 4.2.1.
3.3.10 Camera connector
Camera connector - CN11
Pin
Signal
Pin
1
CSI_DATA1-
2
CSI_DATA1+
3
GND
4
GND
5
CSI_CLK-
6
CSI_CLK+
7
GND
8
CSI_DATA0-
CSI_CLK-/CSI_CLK+: CSI Clock input differential pair. It is managed by i.MX6 CSI_CLK0 differential pair.
MCLK: Master Clock, it is managed by i.MX6 GPIO_3 pin. It is suggested, however, to use camera modules with onboard crystal / oscillator, and avoid using this
signal. Indeed, it could cause problems for EMI compliance requirements.
PWRON: external camera module Power enable signal. Managed by i.MX6 CSI0_DAT18 pin, it is a signal at electrical level +3.3V_S with a 100kΩ pull-up resistor.
RESET: external camera module reset signal output. Managed by i.MX6 CSI0_DAT19 pin, it is a signal at electrical level +3.3V_S with a 100kΩ pull-down resistor.
I2C3_SCL: general purpose I2C Bus clock line. Output signal, electrical level +3.3V_S with a 4k7Ω pull-up resistor. It is managed by i.MX6 processor's I2C3
controller. It is the same signal that is available also on
I2C3_SDA: general purpose I2C Bus data line. Bidirectional signal, electrical level +3.3V_S with a 4k7Ω pull-up resistor. It is managed by i.MX6 processor's I2C3
controller.
3.3.11 Recovery jumper
On board, there is a 2-way jumper that can be used to force i.MX6 processor in recovery mode.
For normal working of the board, this jumper must not be inserted. It has to be plugged only in case the system must be reprogrammed.
SBC-984
SBC-984 User Manual - Rev. First Edition: 1.0 - Last Edition: 4.0 - Author: S.B. - Reviewed by N.P. Copyright © 2016 SECO S.r.l.
Signal
9
CSI_DATA0+
10
GND
11
PWRON
12
MCLK
13
I2C3_SCL
14
I2C3_SDA
15
RESET
16
+3.3V_S
NXP i.MX6 Processor includes an Image Processing Subsystem, that can be used for video
applications, like video-preview, video recording and frame grabbing.
Starting from revision C of the PCB of SBC-984 board, it is possible to
access to the video input port through an FFC/FPC connector, type
HIROSE p/n FH12-16S-0.5SV(55) which is able to accept 16 poles
0.5mm pitch FFC cables.
The pinout of this connector is shown in the table on the left.
Signals' description
CSI_DATA0-/CSI_DATA0+: CSI first input differential pair. It is managed by i.MX6 CSI_D0
differential pair.
CSI_DATA1-/CSI_DATA1+: CSI second input differential pair. It is managed by i.MX6 CSI_D1
differential pair.
32

Advertisement

loading