Agilent Technologies 93000 SOC Series Training Manual page 79

Mixed-signal training
Hide thumbs Also See for 93000 SOC Series:
Table of Contents

Advertisement

N OT E
High Resolution / High Speed Digitizer
The following figure shows the block diagram of the high
resolution digitizer and high speed digitizer:
Block Diagram of WDA/WDB
The waveform digitizer consists of the following blocks:
Input Multiplexer
1
For A+, A-, B+, B-, C+, C-, D+, and D- input pins, the input
multiplexer is used to specify one of 8 single-ended inputs or one
of 4 differential inputs. The allowable pin combinations for the
differential inputs are A+/A-, B+/B-, C+/C-, and D+/D-.
In addition, the multiplexer can make the following routes for
these pins and SYNC_CLK pin:
DC routes to perform DC measurement at one of the input pins via
the SYNC CLK pin.
Loop back routes from one digitizer pin to another.
For details about these routes, see "Pin Connections with an
Analog Module's Multiplexer" on page 99.
The SYNC CLK pin is also called the trigger pin. For the WDB, there
is SYNC DATA pin, which is not shown in the above figure.
SYNC_DATA is currently not used.
Input Routes
2
For measuring a single-ended signal, the signal is fed to one of the
pogo pins. The input multiplexer connects the pogo pin and input
amplifier by closing the internal relays between them.
Lesson 1 – Analog Modules
79

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents