Agilent Technologies 93000 SOC Series Training Manual page 207

Mixed-signal training

Hide thumbs Also See for 93000 SOC Series:

Table of Contents

Lesson 3 – Setting up the Digitizers in the Digital Clock Domain

Calculation of Fs and N

These are the valid N values for all analog modules which divide

the master clock to generate the sampling frequency Fs.

Analog Module

The Nmin value applies for the minimum master clock frequency of 200MHz and the

Nmax value for the maximum frequency of 500 MHz. The equation Fs = MCLK/N must

always result in an Fs value in the module's Fs range.

Valid Clock Divisors of Analog Modules

Nmin - Nmax *

1 – 500 (4 – 500 for sampler mode)

N must be set to -16, -8, -4, -2, 1, 2, 4 or 8.

(-16, -8, -4 and -2 mean 1/16, 1/8, 1/4 and 1/2)

Show Quick Links

Table of Contents