Fig 17. Recommended Emc Inductances Placement; Rf Paths - NXP Semiconductors PN7150 Hardware Design Manual

NXP Semiconductors
than few mW which causes a very much different field distribution compared to the one
captured with the impedance analyzer.

Fig 17. Recommended EMC Inductances Placement

PN7150 EMC inductors have been verified with several references as given below. Other
references might be suitable, but only the ones below have been properly checked by
NXP.

9.2 RF paths

All the signals are quite sensitive to noise hence some ground plane shall be applied all
around these paths to minimize radiation from the circuit towards other system
components and vice versa.
RF paths must be kept away from clock lines.
Track length must be minimized and a symmetrical routing must be used wherever
possible.
Line crossing must be avoided as it would imply some voltage/current induction between
the different paths.
A possible top-level implementation of the Antenna matching circuit is shown below:
AN11756
Application note
COMPANY PUBLIC
~
- TDK
MLF series: e.g. MLF1608
o
- MURATA
Multi-layer parts: LQB18 series
o
Wire-wound parts: LQW18 series
o
All information provided in this document is subject to legal disclaimers.
Rev. 1.2 — 15 January 2018
347612
AN11756
PN7150 Hardware Design Guide
© NXP B.V. 2018. All rights reserved.
23 of 32