Description
Time of holding state "1" to
START_OUT after the front
CONV_OUT
(termination of data collection)
The time to set the data at the DI input
Data hold time at the DI input
DO delay time relative to the front
CONV_OUT
The group delay time of the signal at the
output of the DAC relative to the front
CONV_OUT
(delay of the DAC chip plus the delay of
the analog filter- buffer at the output of
the DAC)
Desig-
nation
Minimum
t
150 ns
ST_H
t
DI_SU
t
DI_H
t
DO
t
DAC
Timing sample
Typical
Maximum
5 ns
-1 ns
6 ns
2 µs
Need help?
Do you have a question about the ADC Series and is the answer not in the manual?