Motorola MC68HC05T16 Technical Data Manual page 22

PIN NAME
2
PC0-PC7
PE0/PWM0 to
PE7/PWM7
PF0-PF7
PWM8, PWM9
I, TONE
ADCIN0, ADCIN1
SDA, SCL
PACIN
R, G, B
FBKG
HFBLK, VFBLK
VCO
RP
MOTOROLA
2-2
56-pin SDIP
PIN No.
These eight I/O lines comprise port C. The state of any pin is software
programmable. All port C lines are configured as input during power
40, 39, 37-32
on or external reset. PC0-3 are push-pull type pins, and PC4-7 are
+12V open-drain pins.
These eight I/O lines comprise port E. The state of any pin is software
programmable. All port E lines are configured as input during power
54, 55,56, 1
on or external reset.
2, 3, 4, 5
These pins become PWM outputs by setting the appropriate bits in
the port E Configuration register ($0C). See Section 2.2.2.
These eight I/O lines comprise port F. The state of any pin is software
programmable. All port F lines are configured as input during power
on or external reset.
6-13
Other functions are also shared with these pins, and is selected by
setting the appropriate bits in the port F Configuration register ($0D).
See Section 2.2.2.
PWM channels.
6, 7 These pins are shared with port pins PF0 and PF1, and are selected
by setting port F Configuration register ($0D) bits 0 and 1 respectively.
The I pin of the OSD module expands the color selection range by
providing an intensity bit.
The HTONE pin is mainly used for creating transparent background
8. 9 effect when the background of a character window overlaps the
original TV picture display.
These pins are shared with port pins PF2 and PF3.Selection is by the
port F Configuration register ($0D) bits 2 and 3 respectively.
These are the two input channels to the analog to digital converter.
14, 10 ADCIN1 pin is shared with port PF4, and is selected by setting the
port F Configuration register ($0D) bit 4.
These two pins are the M-Bus interface pins. SDA is the data line, and
SCL is the clock line. These pins are shared with port pins PF5 and
11, 12
PF6 respectively. Selection is by the port F Configuration register
($0D) bits 5 and 6.
This is the clock/control input to the pulse accumulator.
13 This pin is shared with port pin PF7. Selection is by the port F
Configuration register ($0D) bit 7.
50, 49, 48 These are the output pins for OSD R, G, and B videos.
This is the OSD output pin for blanking out the original TV picture
47
display so that OSD data can be displayed on the TV screen.
These are the OSD input pins for horizontal and vertical flyback
45, 46 signals from the TV set chassis. They are used for synchronizing OSD
signals with TV display.
This OSD pin is the phase detector output pin. With a low-pass filter
43
this pin controls the frequency of the internal OSD VCO.
42 This is an input pin for biasing the internal OSD VCO.
PIN DESCRIPTIONS AND INPUT/OUTPUT PORTS
DESCRIPTION
MC68HC05T16
TPG