Initiator Asynchronous Receive; Target Asynchronous Send - LSI LSI53C896 Technical Manual

Pci to dual channel ultra2 scsi multifunction controller
Table of Contents

Advertisement

Table 6.40

Initiator Asynchronous Receive

Symbol
Parameter
t
SACK/ asserted from SREQ/ asserted
1
t
SACK/ deasserted from SREQ/ deasserted
2
t
Data setup to SREQ/ asserted
3
t
Data hold from SACK/ asserted
4
Table 6.41

Target Asynchronous Send

Symbol
Parameter
t
SREQ/ deasserted from SACK/ asserted
1
t
SREQ/ asserted from SACK/ deasserted
2
t
Data setup to SREQ/ asserted
3
t
Data hold from SACK/ asserted
4
Figure 6.36 Initiator Asynchronous Receive
SREQ/
SACK/
t
3
SD[15:0]/,
SDP[1:0]/
Figure 6.37 Target Asynchronous Send
SREQ/
SACK/
t
3
SD[15:0]/,
SDP[1:0]/
SCSI Timing Diagrams
Min
5
5
0
0
t
n
2
t
1
n
t
4
Valid n
*
Min
5
5
55
20
n
t
2
t
1
n
t
4
Valid n
Max
Units
ns
ns
ns
ns
n + 1
n + 1
Valid n + 1
Max
Units
ns
ns
ns
ns
n + 1
n + 1
Valid n + 1
6-61

Advertisement

Table of Contents
loading

Table of Contents