Ametek 7270 Instruction Manual page 182

Dsp lock-in amplifier
Table of Contents

Advertisement

Appendix A, SPECIFICATIONS
Auxiliary Inputs
Outputs
A-4
Output Impedance
Sweep
Frequency
Output Range
Law
Step Rate
Amplitude Sweep
Output Range
Law
Step Rate
ADC 1, 2, 3 and 4
Maximum Input
Resolution
Accuracy
Input Impedance
Sample Rate
Trigger Mode
Trigger Input
Analog Outputs
DAC1
DAC2
DAC3
DAC4
Output Functions
Amplitude
X(1), Y(1), Mag(1), Pha(1)
User DACs and Output Functions
Impedance
Update Rate
X(1/2), Y(1/2), Mag(1/2), Pha(1/2) @ TC < 1 s : 1 MHz
User DACs, Output Functions and TC's  1 s : 1 kHz
8-bit Digital Port
Mode
Status
Power - Low Voltage
50 
0.001 Hz to 250 kHz
Linear or Logarithmic
1000 Hz maximum (1 ms/step)
0.000000 to 5.000000 V rms
Linear
20 Hz maximum (50 ms/step)
±11 V
1 mV
±20 mV
1 M // 30 pF
200 kHz maximum (one ADC only)
Internal, External or burst
TTL compatible, rising or falling edge
X, X1, Mag2, User DAC1, Output function
Y, Y1, Pha2, User DAC2, Output function
X2, Mag, Mag1, User DAC3, Output function
Y2, Pha, Pha2, User DAC4, Output function
Noise, Ratio, Log Ratio and
User Equations 1 & 2.
±2.5 V full-scale; linear to ±300% F.S.
±11.0 V full-scale
1 k
0 to 8 lines can be configured as inputs, with the
remainder being outputs
Each output line can be set high or low and the
status of each input line read
±15 V at 100 mA 5-pin 180° DIN connector on
rear panel for powering compatible
preamplifiers

Advertisement

Table of Contents
loading

Table of Contents