Mcsi - Multi-Channel Serial Interface (Pins 12, 14, 16, 18) - Enfora Enabler III-G Integration Manual

Table of Contents

Advertisement

Enfora Enabler III-G
Modem Integration Guide
The key features of the UART in the modem mode are as follows:
16C750 compatibility
Baud rate from 300 bits/s up to 3.6864 Mbits/s
Auto baud between 1200 bits/s and 115.2 kbits/s
Configurable data format:
Data bit: 5, 6, 7, or 8 bits
Parity bit: even, odd, none
Stop bit: 1, 1.5, 2 bit(s)
Hardware flow control RTS/CTS
Software flow control using XON/XOFF characters
The Enabler III-G module is designed to be used like a DCE device.
Default settings are 8 data, 1 stop, no parity, and 115200 baud. DTR may be used to force the
modem into AT command mode from online data mode (See AT Command Document, command
AT&D). RTS and CTS may be used for hardware handshaking. DSR is always active (connected to
ground) while the modem is on. RING may be used to alert the host to a variety of incoming calls.
For a minimal implementation, connect RxData and TxData to the COM port serial data lines, connect
DTR and RTS to GND.
Serial I/O & Control
V
IL
V
IH
V
OL
V
OH
I
/ I
OL
OH
6.6.12. MCSI – Multi-Channel Serial Interface (Pins 12, 14, 16, 18)
Pin Name
MCSI_RX
MCSI_TX
MCSI_CLK
MCSI_FSYNC
The multi-channel serial interface (MCSI) has multi-channel transmission capability. MCSI expand the
parallel interface of a MPU or DSP to connect to external devices such as audio codecs and GSM system
simulators.
The MCSI on the module provides full-duplex communication with master or slave clock control. All
transmission parameters are configurable to cover the maximum number of operating conditions:
Master or slave clock control (transmission clock and frame synchronization pulse)
Programmable transmission clock frequency
Single-channel or multi-channel (x16) frame structure
Programmable word length: 3 to 16 bits
GSM0308PB001
Parameter/Conditions
Input Voltage – Low
Input Voltage – High
Output Voltage – Low
Output Voltage – High
Rated Output Current
Pin Number
Signal Direction
12
18
14
16
Min
1.26
1.26
I
O
IO
IO
Frame Synchronization I/O
Version DRAFT – 2/9/2007
44
Typ
Max
0.54
1.95
0.54
1.95
2.0
Description
Serial Data Input
Serial Data Output
Serial Clock I/O
Units
Vdc
Vdc
Vdc
Vdc
mA

Advertisement

Table of Contents
loading

Table of Contents