Aaeon GENE-HD05 User Manual page 95

3.5" subcompact board

Hide thumbs Also See for GENE-HD05:

Table of Contents

Void aaeonWdtSetEnable(BOOL bEnable){

f81866SetLdn(0x07);

if(bEnable){

f81866WriteByte(0x30, 0x01);

WDT_BASE_ADDR =

(f81866ReadByte(F81866_WDT_BASEADDR_REG_MSB) << 8)

| f81866ReadByte(F81866_WDT_BASEADDR_REG_LSB);

WDT_STATUS = f81866ReadByte(F81866_WDT_CONTROL_REG);

f81866WriteByte(F81866_WDT_CONTROL_REG, WDT_STATUS | 0x20);

WDT_STATUS = f81866ReadByte(F81866_WDT_PME_REG);

f81866WriteByte(F81866_WDT_PME_REG, WDT_STATUS | 0x01);

}else{

f81866WriteByte(0x30, 0x00);

WDT_BASE_ADDR = 0;

WDT_STATUS = f81866ReadByte(F81866_WDT_CONTROL_REG);

f81866WriteByte(F81866_WDT_CONTROL_REG, WDT_STATUS & 0xDF);

WDT_STATUS = f81866ReadByte(F81866_WDT_PME_REG);

f81866WriteByte(F81866_WDT_PME_REG, WDT_STATUS & 0xFE);

}

Void aaeonSuperIOClose(){

aaeonioWritePortByte(F81866_INDEX, 0xaa);

}

Appendix A – Watchdog Timer Programming

Table of Contents