IBASE Technology IPPCxxB9-RE Series User Manual page 48

PCH-IO Configuration
This section allows you to configure the North Bridge Chipset.
Main Advanced
Intel PCH RC Version
Intel PCH SKU Name
Intel PCH Rev ID
► PCI Express Configuration
► USB Configuration
► PCH Azalia Configuration
PCH LAN Controller
Wake on LAN
High Precision Event Timer Configuration
High Precision Timer
SLP_S4 Assertion Width
PCH LAN Controller
Enable or disable onboard NIC.
Wake on LAN
Enable or disable integrated LAN to wake the system. (The Wake On LAN cannot be
disabled if ME is on at Sx state.)
SLP_S4 Assertion Width
Select a minimum assertion width of the SLP_S4# signal.
Aptio Setup Utility
Chipset Boot Security
1.1.0.0
HM76
O4/C1
Enabled
Enabled
Enabled
4-5 Seconds
IPPCxxB9-RE User Manual
Save & Exit
→ ← Select Screen
↑↓Select Item
Enter: Select
+- Change Field
F1: General Help
F2: Previous Values
F3: Optimized Default
F4: Save ESC: Exit
40