Signal Name
FPGA Pin
ADC ()_SDATA
AH19
DAC ()_SDATA
AJ19
BCLK
AG18
LRCLK
AJ18
MCLK
AK19
SDA
AF18
SCL
AE19
Table 19. Audio signal description.
reference
(https://reference.digilentinc.com/tag/reference?do=showtag&tag=reference)
(https://reference.digilentinc.com/tag/programmable-logic?do=showtag&tag=programmable-logic)
(https://reference.digilentinc.com/tag/genesys-2?do=showtag&tag=genesys-2)
manual?do=showtag&tag=reference-manual)
1)
With the exception of CLK3_BIDIR
2)
See the 7-Series FPGAs SelectIO Resources User Guide (
(http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf)
First Name
Last Name
Email Address
Pin Function
Serialized audio resulting from the analog-to-digital conversion (record).
Serialized audio is converted to analog by the codec (playback).
Serial data port clock.
Serial data port frame clock.
Master clock.
I2C configuration interface.
I2C configuration interface.
, reference-manual
ug471
Subscribe to our Newsletter
, programmable-logic
, genesys-2
(https://reference.digilentinc.com/tag/reference-
) for details.
Page 33 of 35
Need help?
Do you have a question about the Genesys 2 and is the answer not in the manual?