Yamaha CRX-E500 Service Manual page 28

Hide thumbs Also See for CRX-E500:
Table of Contents

Advertisement

CDC-E500
IC201 : M30622M8A-XXXFP
Pin Description
No.
Device Name
1
P96/ANEX1/S
4
OUT
2
P95/ANEX0/CLK4
3
P94/DA1/TB4
IN
4
P93/DA0/TB3
IN
5
P92/TB2
/S
3
IN
OUT
6
P91/TB1
/S
3
IN
IN
7
P90/TB0
/CLK3
IN
8
BYTE
9
CNV
SS
10 P87/X
CIN
11 P86/X
COUT
———
12
RESET
13 X
OUT
14 V
SS
15 X
IN
16 V
CC
—–
17
P85/NMI
—–
18
P84/INT2
—–
19
P83/INT1
—–
20
P82/INT0
21
P81/TA4
/U
IN
22 P80/TA4
/U
OUT
23 P77/TA3
IN
24 P76/TA3
OUT
25
P75/T2
/W
IN
26 P74/TA2
/W
OUT
27
P73/CTS2/RTS2/TA1
IN
28 P72/CLK2/TA1
/V
OUT
29 P71/R
D2/SCL/TA0
X
IN
30 P70/T
D2/SDA/TA0
X
OUT
31 P67/T
D1
X
32 P66/R
D1
X
33 P65/CLK1
—— —— ——
34
P64/CTS1/RTS1/CTS0/CLKS1 pFL_CE
35 P63/T
D0
X
36 P62/R
D0
X
37 P61/CLK0
—— ——
38
P60/CTS0/RTS0
——
39
P57/RDY/CLK
OUT
40 P56/ALE
——–
41
P55/HOLD
——–
42
P54/HLDA
43 P53/BCLK
––
44
P52/RD
–—— ——
45
P51/WRH/BHE
—— –—
46
P50/WRL/WR
—–
47
P47/CS3
—–
48
P46/CS2
—–
49
P45/CS1
28
Source
Circuit
Program
Diagram I/O
Name
Name
SQCK
LDRCTL
GCTL
pSUBC
SUBC
SUBCK2
BYTE
CNVSS
/RESET
XOUT
VSS
XIN
VCC
/NMI
/CLDCK
BLKCK
pDMUTE
DMUTE
pSTAT
STAT
pFLSW
/FLSW
pTLOCK
/TLOCK
pFLOCK
/FLOCK
pRF_OnOff RF
/V
pMLD
MLD
/TB5
IN
DO
pE2_DI
DI
CL
CE
pMDATA
MDATA
pSENSE
SENSE
MCLK
pMNRST
/MNRST
pFLRST
/FLRST
pE2_CE
E2_CE
FALSH_EPM –
FLASH_CE –
pTest3
pTest2
pTest1
Contents
Open
O MN35511 serial I/F clock (SQCK)
O RF amp gain control
O RF amp gain control
Open
I
MN35511 serial I/F input (CDTX)
O MN35511 C (TXCK)
Gnd
Gnd
Reset
Oscillator (10.0 MHz)
Gnd
Oscillator (10.0 MHz)
+5V
–I +5V (with R)
I
MN35511 SUBC pack synchronize
I
MN35511 sub-code block clock
O MN35511 digital mute
I
MN35511 states
I
Feed limit SW
I
MN35511 tracking lock
I
MN35511 focus lock
O RF amp standby control
O MN35511 chip select
O FL driver serial I/F output (E2P DI)
(E2P DO)
O FL driver serial I/F clock (CL)
O FL driver chip enable
O MN35511 serial I/F output (MDATA)
I
MN35511 serial I/F input (SENSE)
O MN35511 serial I/F clock (MCLK)
O MN35511 system reset
O FL driver reset
O (E2P CS)
Flash ROM
Flash ROM
O Test port
O Test port
O Test port
Logic
Other
2.5V: Normal L: RW
D/A
H: RW 2.5V: Normal L: Off D/A
Always low
Always low
Always low
Always high
Always high (with R)
H: standby L: ON
H –> L: Data latch
N-OD
N-OD
T
X
R
X
SCLK
H –> L: Data latch
BUSY
H: ON L: Reset
H: ON L: Reset
Pull down
Pull up
D
D

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cdc-e500

Table of Contents