V Static And Transient Tolerance - Intel Quad-Core Xeon 3300 Series Datasheet

Table of Contents

Advertisement

Electrical Specifications
different settings within the VID range. Note that this differs from the VID employed by the
processor during a power management event (Thermal Monitor 2, Enhanced Intel
SpeedStep
2.
Unless otherwise noted, all specifications in this table are based on estimates and
simulations or empirical data. These specifications will be updated with characterized data
from silicon measurements at a later date.
3.
These voltages are targets only. A variable voltage source should exist on systems in the
event that a different voltage is required. See
information.
4.
The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE
lands at the socket with a 100MHz bandwidth oscilloscope, 1.5 pF maximum probe
capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the
probe should be less than 5 mm. Ensure external noise from the system is not coupled into
the oscilloscope probe.
5.
Refer to
a given current. The processor should not be subjected to any V
wherein V
6.
FMB is the Flexible Motherboard guideline. These guidelines are for estimation purposes
only. See
7.
I
CC_MAX
8.
V
TT
specification is measured at the land.
9.
Baseboard bandwidth is limited to 20 MHz.
10.
This is the maximum total current drawn from the V
specification does not include the current coming from on-board termination (R
through the signal line. Refer to the appropriate platform design guide and the Voltage
Regulator-Down (VRD) 11.0 Processor Power Delivery Design Guidelines For Desktop
LGA775 Socket to determine the total I
design characterization and is not tested.
11.
Adherence to the voltage specifications for the processor are required to ensure reliable
processor operation.
Table 2-4.
V
Static and Transient Tolerance
CC
I
(A)
CC
0
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
Datasheet
®
Technology, or Extended HALT State).
Table 2-4
and
Figure 2-1
exceeds V
CC
CC_MAX
Section 2.5
for further details on FMB guidelines.
specification is based on V
must be provided via a separate voltage source and not be connected to V
Voltage Deviation from VID Setting (V)
Maximum Voltage
1.30 mΩ
0.000
-0.007
-0.013
-0.020
-0.026
-0.033
-0.039
-0.046
-0.052
-0.059
-0.065
-0.072
-0.078
-0.085
-0.091
-0.098
-0.101
Section 2.3
for the minimum, typical, and maximum V
for a given current.
loadline. Refer to
CC_
MAX
plane by only the processor. This
TT
drawn by the system. This parameter is based on
TT
Typical Voltage
1.38 mΩ
-0.019
-0.026
-0.033
-0.040
-0.047
-0.053
-0.060
-0.067
-0.074
-0.081
-0.088
-0.095
-0.102
-0.108
-0.115
-0.122
-0.126
and Table 2-1 for more
allowed for
CC
and I
combination
CC
CC
Figure 2-1
for details.
. This
CC
),
TT
1, 2, 3, 4
Minimum Voltage
1.45 mΩ
-0.038
-0.045
-0.053
-0.060
-0.067
-0.074
-0.082
-0.089
-0.096
-0.103
-0.111
-0.118
-0.125
-0.132
-0.140
-0.147
-0.151
19

Advertisement

Table of Contents
loading

Table of Contents