Table 6-7. Miscx Control Bits - Motorola MC68306 User Manual

Integrated ec000 processor

page of 191

/ 191
Contents
Table of Contents
Bookmarks

Table of Contents

Reset Mode Register Pointer—The reset mode register pointer command causes the

mode register pointer to point to DUMR1.

Reset Receiver—The reset receiver command resets the channel receiver. The receiver

is immediately disabled, the FFULL and RxRDY bits in the DUSR are cleared, and the

receiver FIFO pointer is reinitialized. All other registers are unaltered. This command

should be used in lieu of the receiver disable command whenever the receiver

configuration is changed because it places the receiver in a known state.

Reset Transmitter—The reset transmitter command resets the channel transmitter. The

transmitter is immediately disabled, and the TxEMP and TxRDY bits in the DUSR are

cleared. All other registers are unaltered. This command should be used in lieu of the

transmitter disable command whenever the transmitter configuration is changed

because it places the transmitter in a known state.

Reset Error Status—The reset error status command clears the channel's RB, FE, PE,

and OE bits (in the DUSR). This command is also used in the block mode to clear all

error bits after a data block is received.

Reset Break-Change Interrupt—The reset break-change interrupt command clears the

delta break (DBx) bits in the DUISR.

Start Break—The start break command forces the channel's TxDx low. If the transmitter

is empty, the start of the break conditions can be delayed up to one bit time. If the

transmitter is active, the break begins when transmission of the character is complete. If

a character is in the transmitter shift register, the start of the break is delayed until the

character is transmitted. If the transmitter holding register has a character, that

character is transmitted after the break. The transmitter must be enabled for this

command to be accepted. The state of the CTS≈ input is ignored for this command.

Stop Break—The stop break command causes the channel's TxDx to go high (mark)

within two bit times. Characters stored in the transmitter buffer, if any, are transmitted.

TC1–TC0—Transmitter Commands

These bits select a single command as listed in Table 6-8.

MOTOROLA