Xilinx Virtex-6 FPGA Getting Started Manual page 35

Connectivity kit
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

X-Ref Target - Figure 26
Note:
on the Payload Statistics tab. The exact values can be viewed on the System Status tab.
Virtex-6 FPGA Connectivity Kit Getting Started
UG664 (v1.4) July 6, 2011
c.
Modify the Packet Size parameters for the XAUI Path and Raw Data Path transfers
(see
Figure
26) and click Start test. Then view the payload statistics to review data
transfers on the XAUI Path and Raw Data Path channels of the DMA engine.
Figure 26: Packet Size Field in the Payload Statistics Tab
For packet sizes equal to 64 or 128 bytes, the throughput is reduced and might not be visible
www.xilinx.com
Evaluating the Virtex-6 FPGA Connectivity TRD
UG664_14_091010
35

Advertisement

Table of Contents
loading

Table of Contents