Xilinx Virtex-6 FPGA Getting Started Manual page 29

Connectivity kit
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

15. Load the driver and launch the Performance Monitor application:
X-Ref Target - Figure 21
Virtex-6 FPGA Connectivity Kit Getting Started
UG664 (v1.4) July 6, 2011
Getting Started with the Connectivity Targeted Reference Design Demo
a.
Navigate to the v6_pcie_10Gdma_ddr3_xaui_axi folder.
b. Double-click v6_trd_lin_quickstart to build the kernel objects, load the device
driver, and launch the Performance Monitor application.
c.
A window prompt appears as shown in
proceed.
Figure 21: Load Driver and Launch Performance Monitor Application
www.xilinx.com
Figure
21. Click Run in Terminal to
UG664_07_061711
29

Advertisement

Table of Contents
loading

Table of Contents