Texas Instruments AFE79 Series Programming & User Manual page 258

DAC JESD Register Map
ADDRESS (Hex) D7
7Ch
7Dh
7Eh
7Fh
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh
90h
91h
92h
93h
94h
95h
96h
97h
98h LINK1_SYSREF_CNT_ON_RELEASE_OPPORTUNITY
LINK0_MAPPER
_CNT_MAX_OV
99h R
LINK1_MAPPER
_CNT_MAX_OV
9Ah R
LINK0_RELEAS
E_OPPORTUNI
TY_PIPE_DLY_
9Ch OVR
LINK1_RELEAS
E_OPPORTUNI
TY_PIPE_DLY_
9Dh OVR
A0h
A1h
A2h
A3h
A4h
A5h
A6h
A7h
ACh
ADh
JESDC_ENCODING_MODE
AEh
B0h
258
Serial Interface Register Maps
Table 2-233. DAC JESD Register Map (continued)
D6 D5
LINK1_FRAME_
SYNC_ERR_CN
T_CLR
FRAME_SYNC_ERR_CNT_THRESH
FRAME_ALIGN_ERR_CNT_THRESH
RBD_BUF_OVERFLOW_ERR_CNT_THRESH
CODE_SYNC_ERR_CNT_THRESH
DEC_8B10B_DISP_ERR_CNT_THRESH
LANE0_F_COUNTER_ANY_LANE_READY[7:0]
LANE0_F_COUNTER_ANY_LANE_READY[15:8]
LANE1_F_COUNTER_ANY_LANE_READY[7:0]
LANE1_F_COUNTER_ANY_LANE_READY[15:8]
LANE2_F_COUNTER_ANY_LANE_READY[7:0]
LANE2_F_COUNTER_ANY_LANE_READY[15:8]
LANE3_F_COUNTER_ANY_LANE_READY[7:0]
LANE3_F_COUNTER_ANY_LANE_READY[15:8]
LANE0_F_COUNTER_ALL_LANES_READY[7:0]
LANE0_F_COUNTER_ALL_LANES_READY[15:8]
LANE1_F_COUNTER_ALL_LANES_READY[7:0]
LANE1_F_COUNTER_ALL_LANES_READY[15:8]
LANE2_F_COUNTER_ALL_LANES_READY[7:0]
LANE2_F_COUNTER_ALL_LANES_READY[15:8]
LANE3_F_COUNTER_ALL_LANES_READY[7:0]
LANE3_F_COUNTER_ALL_LANES_READY[15:8]
LINK0_MAPPER_CNT_MAX_VAL
LINK1_MAPPER_CNT_MAX_VAL
LINK0_MAPPER
_RESET
LINK1_MAPPER
_RESET
EMB_ALIGN_INVALID_THRESH
JESDC_CRC_M
ODE
Copyright © 2020, Texas Instruments Incorporated
D4 D3
LINK0_FRAME_ LINK1_FRAME_ LINK0_FRAME_
SYNC_ERR_CN SYNC_ERR_EN SYNC_ERR_EN
T_CLR A
LINK0_LANE_ERROR_CNT_CLR
LINK1_LANE_ERROR_CNT_CLR
MULTIFRAME_ALIGN_ERR_CNT_THRESH
LINK_CONFIG_ERR_CNT_THRESH
RBD_BUF_MISMATCH_ERR_CNT_THRESH
DEC_8B10B_CODE_ERR_CNT_THRESH
LANE0_SYNC_ERR_CNT
LANE1_SYNC_ERR_CNT
LANE2_SYNC_ERR_CNT
LANE3_SYNC_ERR_CNT
LINK0_SYSREF_CNT_ON_RELEASE_OPPORTUNITY
LINK0_MAPPER
_SYSREF_CNT_
OVR
LINK1_MAPPER
_SYSREF_CNT_
OVR
LINK0_RELEASE_OPPORTUNITY_PIPE_DLY_VAL
LINK1_RELEASE_OPPORTUNITY_PIPE_DLY_VAL
JESD_SH_STATE
JESD_SH_STATE_PREV
JESD_CS_STATE
JESD_CS_STATE_PREV
JESD_FS_STATE
JESD_FS_STATE_PREV
JESD_BUF_STATE
JESD_BUF_STATE_PREV
LINK1_EMB_ALI LINK0_EMB_ALI
EMB_ALIGN_PA
GN_LOCK_RES GN_LOCK_RES
TT_SEL
ET_DISABLE ET_DISABLE
EMB_ALIGN_VALID_THRESH
DATA_BITS_RE DATA_BYTES_
JESDC_80B_M
ORDER_AFTER REORDER_AFT
ODE_EN
_CRC
JESDC_CMD_DATA[7:0]
www.ti.com
D2 D1
LINK1_FRAME_ LINK0_FRAME_
SYNC_ERR_SY SYNC_ERR_SY
NC_REQUEST_ NC_REQUEST_
A
ENA ENA
LINK0_MAPPER_SYSREF_CNT_VAL
LINK1_MAPPER_SYSREF_CNT_VAL
LINK1_EMB_ALI LINK0_EMB_ALI
GN_RESET GN_RESET
DATA_BITS_RE DATA_BYTES_
ORDER_BEFOR REORDER_BEF
ER_CRC E_CRC ORE_CRC
SBAU337 – May 2020
Submit Documentation Feedback
D0