Texas Instruments AFE79 Series Programming & User Manual page 414

Hide thumbs Also See for AFE79 Series:
Table of Contents

Advertisement

ADC JESD Register Map
Bit
Field
LINK0_DISABLE_F
2-2
_CHAR
LINK0_DISABLE_A
1-1
_CHAR
LINK0_NO_LANE_
0-0
SYNC
2.5.83 Register 86h (offset = 86h) [reset = 1h]
7
6
0
0
R/W-0h
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
7-4
0
LINK0_SYNC_F_C
3-3
TR_INCR_OVR_E
N
LINK0_SYNC_F_C
2-0
TR_INCR_OVR_V
AL
2.5.84 Register 87h (offset = 87h) [reset = 0h]
7
6
0
0
R/W-0h
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
7-3
0
LINK0_JESD_TES
2-0
T_SEQ_SEL
414
Serial Interface Register Maps
Table 2-583. Register 85 Field Descriptions (continued)
Type
R/W
R/W
R/W
Figure 2-579. Register 86h
5
4
0
0
R/W-0h
R/W-0h
Table 2-584. Register 86 Field Descriptions
Type
R/W
R/W
R/W
Figure 2-580. Register 87h
5
4
0
0
R/W-0h
R/W-0h
Table 2-585. Register 87 Field Descriptions
Type
R/W
R/W
Copyright © 2020, Texas Instruments Incorporated
Reset
Description
Config for STX1/5
0h
Disable character replacement with CTRL_F for JESD-B
Config for STX1/5
0h
Disable character replacement with CTRL_A for JESD-B
Config for STX1/5
0h
Set if lane synchronization is not supported. When set, ILA is
not transmitted
3
LINK0_SYNC_
LINK0_SYNC_F_CTR_INCR_OVR_VAL
F_CTR_INCR_
OVR_EN
R/W-0h
Reset
Description
0h
Must read or write 0
Config for STX1/5
0h
To ovr, sync_n low duration check
Config for STX1/5
When link0_sync_f_ctr_incr_ovr_en, sync_n low duration
1h
counter is incremented with this spi value.
Can be 1 or 2 or 4
3
0
R/W-0h
Reset
Description
0h
Must read or write 0
JESD test sequence select for STX1/5
Test sequence select:
000=test sequence disabled
001=repeat /D.21.5/ high freq pattern for random jitter (RJ)
010=repeat /K.28.5/ mixed freq pattern for deterministic jitter
0h
(DJ)
011=repeat initial lane alignment (ILA) sequence
100=modified random pattern (modified RPAT / CRPAT)
101=scrambled jitter pattern (JSPAT)
110=repeat /K.28.7/ low freq pattern
111=send short test pattern reg data
2
1
R/W-1h
2
1
LINK0_JESD_TEST_SEQ_SEL
R/W-0h
SBAU337 – May 2020
Submit Documentation Feedback
www.ti.com
0
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents