Low % Duty Cycle Range Limitation Example When Pwm Frequency = 1 Mhz; High % Duty Cycle Range Limitation Example When Pwm Frequency = 1 Mhz - Texas Instruments AM1808 Technical Reference Manual

Sitara arm microprocessor
Hide thumbs Also See for AM1808:
Table of Contents

Advertisement

www.ti.com
16.2.10.5.3 Duty Cycle Range Limitation
In high resolution mode, the MEP is not active for 100% of the PWM period. It becomes operational
3 SYSCLK cycles after the period starts.
Duty cycle range limitations are illustrated in
on the MEP. For example, precision edge control is not available all the way down to 0% duty cycle.
Although for the first 3 or 6 cycles, the HRPWM capabilities are not available, regular PWM duty control is
still fully operational down to 0% duty. In most applications this should not be an issue as the controller
regulation point is usually not designed to be close to 0% duty cycle.
Figure 16-47. Low % Duty Cycle Range Limitation Example When PWM Frequency = 1 MHz
EPWM1A
If the application demands HRPWM operation in the low percent duty cycle region, then the HRPWM can
be configured to operate in count-down mode with the rising edge position (REP) controlled by the MEP.
This is illustrated in
Figure 16-48. High % Duty Cycle Range Limitation Example when PWM Frequency = 1 MHz
EPWM1A
SPRUH82C – April 2013 – Revised September 2016
Submit Documentation Feedback
0
3
6
Figure
16-48. In this case low percent duty limitation is no longer an issue.
0
3
6
Copyright © 2013–2016, Texas Instruments Incorporated
Figure
16-47. This limitation imposes a lower duty cycle limit
T
PWM
T
pwm
Enhanced High-Resolution Pulse-Width Modulator (eHRPWM)
Architecture
100
100
525

Advertisement

Table of Contents
loading

This manual is also suitable for:

Am1810

Table of Contents