Pioneer PRV-LX10 Service Manual page 181

Hide thumbs Also See for PRV-LX10:
Table of Contents

Advertisement

5
XC2S100-5PQ208C (DECB ASSY : IC1311)
• XILINX FPGA
Pin Function
No. Pin Name I/O
1
GNDD
Ground
2
RESERVE
Resereved
3
AD28
I/O PCI address/data
4
AD27
I/O PCI address/data
5
AD26
I/O PCI address/data
6
AD25
I/O PCI address/data
7
AD24
I/O PCI address/data
8
CBE3
I/O PCI bus command / byte enable
9
IDSE
I
PCI initialization device select
10 AD23
I/O PCI address/data
11 GNDD
Ground
12 V+3M
I/O power supply (+3.3V)
13 V+2X
Core power supply (+2.5V)
14 AD22
I/O PCI address/data
15 AD21
I/O PCI address/data
16 AD20
I/O PCI address/data
17 AD19
I/O PCI address/data
18 AD18
I/O PCI address/data
19 GNDD
Ground
20 AD17
I/O PCI address/data
21 AD16
I/O PCI address/data
22 CBE3
I/O PCI bus command / byte enable
23 FRM
I/O PCI frame
24 IRDY
I/O PCI initiator ready
25 GNDD
Ground
26 V+3M
I/O power supply (+3.3V)
27 TRDY
I/O PCI target ready
28 V+2X
Core power supply (+2.5V)
29 DEV
I/O PCI device select
30 PAR
I/O PCI parity
31 CBE1
I/O PCI bus command / byte enable
32 GNDD
Ground
33 AD15
I/O PCI address/data
34 AD14
I/O PCI address/data
35 AD13
I/O PCI address/data
36 AD12
I/O PCI address/data
37 AD11
I/O PCI address/data
38 V+2X
Core power supply (+2.5V)
39 V+3M
I/O power supply (+3.3V)
40 GNDD
Ground
41 AD10
I/O PCI address/data
42 AD09
I/O PCI address/data
43 AD08
I/O PCI address/data
44 CBE0
I/O PCI bus command / byte enable
45 AD07
I/O PCI address/data
5
6
Pin Function
No. Pin Name I/O
PRV-LX10
6
7
46 AD06
I/O PCI address/data
47 AD05
I/O PCI address/data
48 AD04
I/O PCI address/data
49 AD03
I/O PCI address/data
50 M1
I
Configuration mode switch fixed to H
51 GNDD
Ground
52 M0
I
Configuration mode switch fixed to L
53 V+3M
I/O power supply (+3.3V)
54 M2
I
Configuration mode switch fixed to H
55 N.C.
Not used
56 N.C.
Not used
57 AD02
I/O PCI address/data
58 AD01
I/O PCI address/data
59 AD00
I/O PCI address/data
60 RESERVE
Resereved
61 RESERVE
Resereved
62 RESERVE
Resereved
63 RESERVE
Resereved
64 GNDD
Ground
65 V+3M
I/O power supply (+3.3V)
66 V+2X
Core power supply (+2.5V)
67 RESERVE
Resereved
68 RESERVE
Resereved
69 RESERVE
Resereved
70 RESERVE
Resereved
71 RESERVE
Resereved
72 GNDD
Ground
73 RESERVE
Resereved
74 RESERVE
Resereved
75 RESERVE
Resereved
76 V+2X
Core power supply (+2.5V)
77 I.GCK1
Not used
78 V+3M
I/O power supply (+3.3V)
79 GNDD
Ground
80 CLK40P
I
40MHz clock input (1)
81 RESERVE
Resereved
82 RESERVE
Resereved
83 DRQ1
0
DMA REQ for SH
84 DAC1
I
DMA ACK for SH
85 GNDD
Ground
86 AD15
I/O PCI address/data
87 AD14
I/O PCI address/data
88 AD13
I/O PCI address/data
89 AD12
I/O PCI address/data
90 AD11
I/O PCI address/data
7
8
Pin Function
181
8
A
B
C
D
E
F

Advertisement

Table of Contents
loading

Table of Contents