DFI CT132-BR User Manual page 68

Hide thumbs Also See for CT132-BR:
Table of Contents

Advertisement

3
BIOS Setup
CAS Latency Time
This field is used to select the local memory clock periods.
DRAM RAS# to CAS# Delay
This field is used to select the latency between the DRAM active
command and the read/write command.
DRAM RAS# Precharge
This field is used to select the idle clocks after issuing a precharge
command to the DRAM.
Precharge Delay (tRAS)
The options are Auto and 4 to15.
System BIOS Cacheable
When this field is enabled, accesses to the system BIOS ROM ad-
dressed at F0000H-FFFFFH are cached, provided that the cache
controller is enabled. The larger the range of the Cache RAM, the
higher the efficiency of the system.
Video BIOS Cacheable
As with caching the system BIOS, enabling the Video BIOS cache will
allow access to video BIOS addresssed at C0000H to C7FFFH to
be cached, if the cache controller is also enabled. The larger the range
of the Cache RAM, the faster the video performance.
68
Manual
If you want better performance for your system
other than the one "by SPD", select "Manual" then
select the best option in the "CAS Latency Time"
and "Precharge Delay" fields.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ct132-b

Table of Contents