Table of Contents
Advertisement
DMD1050 Satellite Modem Board
5.2.1.4 Minor Rx Alarms
Alarm
BUFF UNDERFLOW
BUFF NEAR EMPTY
BUFF NEAR FULL
BUFF OVERFLOW
RX DATA ACTIVITY
SAT AIS
IFEC LOCK
OFEC LOCK
INTERLEAVER
EBNO (dB)
IBS BER
RX DVB FRAME LOCK
5.2.1.5 Common Major Alarms
Alarm
TERR FPGA CFG
CODEC FPGA CFG
+1.5V RX SUPPLY
+1.5V TX SUPPLY
+3.3V SUPPLY
+5V SUPPLY
+12V SUPPLY
+24V SUPPLY
EXT CLOCK ACT
EXT REF ACT
EXT REF LOCK
5.2.2 Alarm Masks
The DMD1050 performs a high degree of self-monitoring and fault isolation. The alarms for
these faults are separated into the following three categories:
MN-DMD1050
Revision 9
Shows that a Doppler Buffer underflow has occurred.
Shows that the Doppler Buffer is about to underflow.
Shows that the Doppler Buffer is about to overflow.
Shows that a Doppler Buffer overflow has occurred.
Shows that there is no Rx Data activity. For the Ethernet Interface, Shows that no
Ethernet port is active (no cable is plugged in).
Shows that AIS has been detected in the receive satellite data stream.
Shows that the Inner Codec is not locked.
Shows that the Reed-Solomon Decoder is not locked.
Shows that the Reed-Solomon Interleaver is not synchronized.
Shows that the Eb/No is outside of limits.
Shows that there are more than one in 1000 bits in error in IBS mode.
Shows that the Rx Satellite Data Stream Framing is not DVB.
Shows an Interface Card FPGA configuration failure probably caused by a missing, or
wrong file.
Shows Turbo Codec Card FPGA configuration failure probably caused by a missing, or
wrong file.
Shows the measured voltage of the 1.5 Volt Rx power bus located inside the modem.
Shows the measured voltage of the 1.5 Volt Tx power bus located inside the modem.
Shows the measured voltage of the +3.3 Volt power bus located inside the modem.
Shows the measured voltage of the +5 Volt power bus located inside the modem.
Shows the measured voltage of the +12 Volt power bus located inside the modem.
Shows the measured voltage of the +24 Volt power bus located inside the modem.
Shows that the External Clock is not active.
Shows no activity on the External Reference.
Shows that the External Reference PLL is not locked.
Maintenance and Troubleshooting
Possible Cause
Possible Cause
5–3
Advertisement
Table of Contents
