Table of Contents
Advertisement
Chapter 3
PC/104-Plus Interface (J21)
The PC/104-Plus uses a 120-pin (30x4) header interface. This interface header carries all of the
appropriate PCI signals operating at clock speeds up to 33MHz. The Northbridge, VT8606, integrates a
PCI arbiter that supports up to four devices with three external PCI masters. This interface header
accepts stackable modules and is located on the top of the board.
Table 3-4 provides the signals and descriptions for each of the PCI bus pin-outs.
Table 3-4. PC/104-Plus Pin/Signal Descriptions (J21)
Pin #
Signal
1 (A1)
GND/
(Key)
2 (A2)
VI/O
3 (A3)
AD05
4 (A4)
C/BE0*
5 (A5)
GND
6 (A6)
AD11
7 (A7)
AD14
8 (A8)
+3.3V
9 (A9)
SERR*
10 (A10)
GND
11 (A11)
STOP*
12 (A12)
+3.3V
FRAME* S/T/S
13 (A13)
14 (A14)
GND
15 (A15)
AD18
16 (A16)
AD21
17 (A17)
+3.3V
18 (A18)
IDSEL0
19 (A19)
AD24
LittleBoard 700
Input/
Description
Output
Key - Digital Ground
+5 volts ±5% power supply
T/S
PCI Address and Data Bus Line 5 – There are 32 signal lines
(address and data) and the signals on these lines are multiplexed. A
bus transaction consists of an address followed by one or more data
cycles.
T/S
PCI Bus Command/Byte Enable 0 – This signal line is one of four
signal lines. These signal lines are multiplexed, so that during the
address cycle, the command is defined and during the data cycle,
the byte enable is defined.
Digital Ground
T/S
PCI Address and Data Bus Line 11 – Refer to Pin 3 for more
information.
T/S
PCI Address and Data Bus Line 14 – Refer to Pin 3 for more
information.
+3.3 volts ±5% power supply
O/D
System Error – This signal is for reporting address parity errors.
Digital Ground
S/T/S
Stop – This signal indicates the current selected device is
requesting the master to stop the current transaction
+3.3 volts ±5% power supply
PCI bus Frame access – This signal is driven by the current master
to indicate the start of a transaction and will remain active until the
final data cycle
Digital Ground
T/S
PCI Address and Data Bus Line 18 – Refer to Pin 3 for more
information.
T/S
PCI Address and Data Bus Line 21 – Refer to Pin 3 for more
information.
+3.3 volts ±5% power supply
In
Initialization Device Select 0 – This signal line is one of four signal
lines. These signals are used as the chip-select signals during
configuration
T/S
PCI Address and Data Bus Line 24 – Refer to Pin 3 for more
information.
Reference Manual
Hardware
25
Advertisement
Table of Contents
