Post Code Checkpoints - Intel NetStructure MPCBL0001 Technical Product Specification

Intel high performance single board computer technical product specifications
Table of Contents

Advertisement

®
Intel NetStructure
MPCBL0001 High Performance Single Board Computer
Contents
Table 91.
POST Code Checkpoints (Sheet 1 of 2)
Checkpoint
03
04
05
06
08
C0
C1
C2
C5
C6
C7
0A
0B
0C
0E
13
24
30
2A
2C
2E
31
33
37
38
39
3A
140
Disable NMI, parity, video for EGA, and DMA controllers. Initialize BIOS, POST, runtime data
area. Also initialize BIOS modules on POST entry and GPNV area. Initialized CMOS as
mentioned in the kernel variable.
Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is
OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is
bad, update CMOS with power-on default values and clear passwords. Initialize status
register A. Initializes data variables that are based on CMOS setup questions. Initializes both
the 8259 compatible PICs in the system.
Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table.
Do R/W test to CH-2 count reg. Initialize CH-0 as system timer. Install the POSTINT1Ch
handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to
"POSTINT1ChHandlerBlock."
Initializes the CPU. The BAT test is being done on KBC. Program the keyboard controller
command byte is being done after Auto detection of KB/MS using AMI KB-5.
Early CPU Init Start -- Disable Cache - Init Local APIC.
Set up bootstrap processor Information.
Set up bootstrap processor for POST.
Enumerate and set up application predecessors.
Re-enable cache for bootstrap processor.
Early CPU Init Exit.
Initializes the 8042-compatible Keyboard Controller.
Detects the presence of PS/2 mouse.
Detects the presence of Keyboard in KBC port.
Testing and initialization of different Input Devices. Also, update the Kernel Variables. Traps
the INT09h vector, so that the POST INT09h handler gets control for IRQ1. Uncompress all
available language, BIOS logo, and Silent logo modules.
Early POST initialization of chipset registers.
Uncompress and initialize any platform specific BIOS modules.
Initialize System Management Interrupt.
Initializes different devices through DIM. See
for more information.
Initializes different devices. Detects and initializes the video adapter installed in the system
that have optional ROMs.
Initializes all the output devices.
Allocate memory for ADM module and uncompress it. Give control to ADM module for
initialization. Initialize language and font modules for ADM. Activate ADM module.
Initializes the silent boot module. Set the window for displaying text information.
Displaying sign-on message, CPU information, setup key message, and any OEM-specific
information.
Initializes different devices through DIM. See
for more information.
Initializes DMAC-1 & DMAC-2.
Initialize RTC date/time.
Description
Table 92, "DIM Code Checkpoints" on page 142
Table 92, "DIM Code Checkpoints" on page 142
Technical Product Specification
Order #273817

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the NetStructure MPCBL0001 and is the answer not in the manual?

Questions and answers

Table of Contents