Gpio Pin Header (Gpio1); Table B.16:Gpio Pin Header (Gpio1); Lvds Connector: Lvds1; Table B.17:Lvds Connector: Lvds1 - Advantech AIMB-582 User Manual

Intel xeon e3/core i7/i5/i3 lga1155 microatx with crt/ dvi/edp/lvds/dp, 6 com, dual lan, ddr3, pcie x 16 and sataiii
Table of Contents

Advertisement

B.16

GPIO Pin Header (GPIO1)

Table B.16: GPIO Pin Header (GPIO1)
Pin
1
3
5
7
9
B.17

LVDS Connector: LVDS1

Table B.17: LVDS Connector: LVDS1
Pin
Pin Name
1
VDD_LVDS1
2
VDD_LVDS1
3
GND
4
GND
5
VDD_LVDS1
6
VDD_LVDS1
7
LA_DATAN0
8
LB_DATAN0
Signal
Pin
GPIO0
2
GPIO1
4
GPIO2
6
GPIO3
8
+5V
10
Pin
Pin Name
15
LA_DATAP1
16
LB_DATAP1
17
GND
18
GND
19
LA_DATAN2
20
LB_DATAN2
21
LA_DATAP2
22
LB_DATAP2
101
Signal
GPIO4
GPIO5
GPIO6
GPIO7
GND
Pin
Pin Name
29
GND
30
GND
31
L_DDC_CLKR
32
L_DDC_DATR
33
GND
34
GND
35
LA_DATAN3
36
LB_DATAN3
AIMB-582 User Manual

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents