Section 1 Summary Of Instructions; Section 3 Instruction Execution Times And Number Of Steps - Omron SYSMAC CP Series Instruction & Reference Manual

Cpu unit
Hide thumbs Also See for SYSMAC CP Series:
Table of Contents

Advertisement

Manual Configuration
The CP1E CPU manuals are organized in the sections listed in the following tables. Refer to the appro-
priate section in the manuals as required.
CP1E CPU Unit Instructions Reference Manual (Cat. No. W483)
(This Manual)
Section

Section 1 Summary of Instructions

Section 2 Instruction
Section 3 Instruction Execution
Times and Number of Steps
Section 4 Monitoring and
Computing the Cycle Time
Appendices
CP1E CPU Unit Software User's Manual (Cat. No. W480)
Section
Section 1 Overview
Section 2 CPU Unit Memory
Section 3 CPU Unit Operation
Section 4 Programming Concepts
Section 5 I/O Memory
Section 6 I/O Allocation
Section 7 PLC Setup
Section 8 Overview and Allocation
of Built-in Functions
Section 9 Quick-response Inputs
Section 10 Interrupts
Section 11 High-speed Counters
Section 12 Pulse Outputs
Section 13 PWM Outputs
Section 14 Serial Communications
CP1E CPU Unit Instructions Reference Manual(W483)
This section provides a summary of instructions used with a CP1E CPU
Unit.
This section describes the functions, operands and sample programs of
the instructions that are supported by a CP1E CPU Unit.
This section provides the execution times for all instructions used with a
CP1E CPU Unit.
This section describes how to monitor and calculate the cycle time of a
CP1E CPU Unit that can be used in the programs.
The appendices provide a list of instructions by Mnemonic and ASCII
code table for the CP1E CPU Unit.
This section gives an overview of the CP1E, describes its application
procedures.
This section describes the types of internal memory in a CP1E CPU
Unit and the data that is stored.
This section describes the operation of a CP1E CPU Unit.
This section provides basic information on designing ladder programs
for a CP1E CPU Unit.
This section describes the types of I/O memory areas in a CP1E CPU
Unit and the details.
This section describes I/O allocation used to exchange data between
the CP1E CPU Unit and other units.
This section describes the PLC Setup, which are used to perform basic
settings for a CP1E CPU Unit.
This section lists the built-in functions and describes the overall applica-
tion flow and the allocation of the functions.
This section describes the quick-response inputs that can be used to
read signals that are shorter than the cycle time.
This section describes the interrupts that can be used with CP1E PLCs,
including input interrupts and scheduled interrupts.
This section describes the high-speed counter inputs, high-speed
counter interrupts, and the frequency measurement function.
This section describes positioning functions such as trapezoidal control,
jogging, and origin searches.
This section describes the variable-duty-factor pulse (PWM) outputs.
This section describes communications with Programmable Terminals
(PTs) without using communications programming, no-protocol commu-
nications with general components, and connections with a Modbus-
RTU Easy Master, Serial PLC Link, and host computer.
Contents
Contents
3

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents