Page 2
Unmodulated Reference Clock Output. The unmodulated output frequency is the same as the input REFCLK frequency. Power-Down Control Pin. Default = H (Vdd). Positive Power Supply. Clock, Crystal, or Ceramic Resonator Output Pin. Leave this pin unconnected if an external clock is used XOUT at X pin. Overview...
Page 3
= 1/Tmod. The input clock frequency, fin, and the internal divider determine the Modulation Rate. In the case of CY25818/19 devices, the (Spread Spectrum) Modulation Rate, fmod, is given by the following formula: L O G IC...
Page 4
Cycle-to-Cycle Jitter Characteristics Curves The following curves demonstrate the characteristic behavior of the CY25818/19 when tested over a number of environ- mental and application specific parameters. These are typical performance curves and are not meant to replace any parameter specified in Table 4 and Table 5.
Page 5
SSCG Profiles CY25818/19 SSCG products use a non-linear “optimized” frequency profile as shown in Figure 6 and Figure 7. The use of Cypress proprietary “optimized” frequency profile maintains flat energy distribution over the fundamental and higher order harmonics. This results in additional EMI reduction in electronic systems.
Page 6
4. PACKAGE WEIGHT 0.07gms 0.244[6.197] S08.15 STANDARD PKG. SZ08.15 LEAD FREE PKG. SEATING PLANE 0.061[1.549] 0.068[1.727] 0.004[0.102] 0.004[0.102] 0°~8° 0.016[0.406] 0.0098[0.249] 0.035[0.889] CY25818/19 Product Flow MAX. PART # 0.010[0.254] X 45° 0.016[0.406] 0.0075[0.190] 0.0098[0.249] 51-85066-*C Page 6 of 7 [+] Feedback...
Page 7
Document History Page Document Title: CY25818/19 Spread Spectrum Clock Generator Document Number: 38-07362 Issue REV. ECN NO. Date 112462 03/21/02 122701 12/28/02 448097 See ECN Document #: 38-07362 Rev. *B Orig. of Change Description of Change New Data Sheet Added power up requirements to maximum rating information.
Need help?
Do you have a question about the CY25818 and is the answer not in the manual?
Questions and answers