ST STM32L15 QC Series Datasheet page 133

STM32L151xC/C-A STM32L152xC/C-A
Date
18-Mar-2016
03-Oct-2017
21-Sep-2021
Table 73. Document revision history (continued)
Revision
Updated Table 16: Embedded internal reference voltage
coefficient at 100ppm/°C.
and table note 3: "guaranteed by design" changed by "guaranteed by
characterization results".
Updated Table 63: Comparator 2 characteristics
threshold voltage temperature coefficient at 100ppm/°C.
Updated Table 8: STM32L151xC/C-A and STM32L152xC/C-A pin
definitions ADC inputs.
Updated cover page putting eight SPIs in the peripheral
communication interface list.
6 Updated Table 2: Ultra-low-power STM32L151xC/C-A and
STM32L152xC/C-A device features and peripheral counts
lines.
Updated Table 39: ESD absolute maximum ratings
Updated all the notes, removing 'not tested in production'.
Updated Table 10: Voltage characteristics
pin.
Updated Table 5: Functionalities depending on the working mode (from
Run/active down to standby)
Standby mode.
Removed note 1 below
Updated Section 7: Package information
other optional marking or inset/upset marks.
Updated note 1 below all the package device marking figures.
Updated Section 7: Package information
engineering samples" by "device marking".
Updated Nested vectored interrupt controller (NVIC)
®
Arm Cortex
saved.
Updated Table 3: Functionalities depending on the operating power
supply range
GPIO speed.
7
Updated Table 41: I/O current injection susceptibility
is not possible'.
Updated Figure 19: Recommended NRST pin protection
the 0.1uF capacitor.
Updated Table 58: DAC characteristics
Updated Section 3.1: Low-power modes
RC oscillator clock.
Updated Table 5: Functionalities depending on the working mode
(from Run/active down to standby)
power Run and Low-power Sleep modes.
Updated:
– Cover features.
– Section 1: Introduction
8
– Section 4: Pin
– Figure 27: ADC accuracy
– Section 7: Package
DS10262 Rev 8
Changes
LSI and LSE functionalities putting "Y" in
Figure 2: Clock
®
-M3 core with MPU about process state automatically
removing I/O operation column and adding note about
disabling I2C functionality in Low-
adding reference to errata sheet.
descriptions.
characteristics.
information.
Revision History
temperature
new maximum
SPI and I2S
CDM class.
adding note about V
REF-
tree.
adding information about
replacing "Marking of
in Section 3.2:
note by 'injection
note about
resistive load.
Low-power run mode (MSI)
133/134
133