Table of Contents
Advertisement
'
~
"It
~
0.
~
D7-0
0
~
....
in
...
"It
~
"It
--
BLANKING
~
co
.......
CN1
~
c
CCNTRCl.
:c
...-
~
~
.....---..
~
~~
...
~
0
-
Q)
~
015-0
0 -
....
LL
....
....
... en
z
u::
-
·-
~
-
"""
...
c
CJ
~
0
Q)
!-----,
"ti
0
a:
~
c
~
as
....
,,.,,.,,.~
E
BMCRESET
~
.... ,,.,,.,,.g,,.,,...,.....(....:
E
.,,,,,,,.,,,,,.,,.,,.,,.
,,.,,.,,.,,.,,.
,,.,,.,,.,,.;' .
A23-0
0
~
0
~
~
~
~
~,,.,,.,,,..
Ir,,.,,.,,.,,.* . . . .
CJ
.c
,,,.,,.,,.,..
u
L...--....J
M
-
t
,.... c
.!
.........
....
~
co
~
en
i----,
Register
I
....-
....
co ,....
en
ommand
C '
Q)
0.
...
"'O
::l
"'O
-·
~
COM3,2, 1,0
,....
1----
..--
....
ct
N
......
ct
I~
Raster Operation
~
,....
Cycle
Controller
--
N
~
....
~
[ 64MHz]
,....
"""
M
N
....-
HD15-0
N
co
M
z
N
I
co
:c
z
..
~cc
T~~~
--C
:c
lTTL
EC~
u
a_
CN3
to
l.L
3:
0
0
1ri
,,
~,
c
~
w
n
.....-
Iclock•
>.
,; I+-
l.L
3:_
clock
(/)
CJ)
·cf
[
]
I >
~
14----
l.L
w
15pin D-S
Q
•
~
....._
a:
....._
(f)
XSSR
CN2
~
.....
<(
.....
en
(.)
R
-:.
.=
(f)-
......
RAMDAC
G
-::
as
~
.....
Am81C458
8
-::.
Ui
SOD3-0
- . . L o - - -
UB
...__
S1D3-0
CN4
from WSC-CGLUE
+
S6D3-0
~
S7D3-0
Fig. 3 DSC - 008 block diagram ( 1/2)
Advertisement
Table of Contents
