Table of Contents
Advertisement
POST Code
59h
5Ah
5Bh
5Ch
60h
62h
64h
66h
67h
68h
69h
6Ah
6Bh
6Ch
6Eh
70h
72h
76h
7Ch
7Dh
7Eh
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Fh
90h
91h
92h
93h
95h
96h
Description
Initialize POST display service
Display prompt "Press F2 to enter SETUP"
Disable CPU cache
Test RAM between 512 and 640 kB
Test extended memory
Test extended memory address lines
Jump to UserPatch1
Configure advanced cache registers
Initialize Multi Processor APIC
Enable external and CPU caches
Setup System Management Mode (SMM) area
Display external L2 cache size
Load custom defaults (optional)
Display shadow-area message
Display possible high address for UMB recovery
Display error messages
Check for configuration errors
Check for keyboard errors
Set up hardware interrupt vectors
Initialize Intelligent System Monitoring
Initialize coprocessor if present
Disable onboard Super I/O ports and IRQs
Late POST device initialization
Detect and install external RS232 ports
Configure non-MCD IDE controllers
Detect and install external parallel ports
Initialize PC-compatible PnP ISA devices
Re-initialize onboard I/O ports.
Configure Motherboard Configurable Devices
(optional)
Initialize BIOS Data Area
Enable Non-Maskable Interrupts (NMIs)
Initialize Extended BIOS Data Area
Test and initialize PS/2 mouse
Initialize floppy controller
Determine number of ATA drives (optional)
Initialize hard-disk controllers
Initialize local-bus hard-disk controllers
Jump to UserPatch2
Build MPTABLE for multi-processor boards
Install CD ROM for boot
Clear huge ES segment register
Appendix B: BIOS POST Codes
B-3
Advertisement
Table of Contents
