Resources - Renesas RL78 Series Application Note

RL78 Family

5 Resources

The following resource tables include only the resources and execution times needed for the self test modules. The
figures do not include data for the test harness files.
All timings are based on the following environment settings
MCU:
Internal Clock:
External Sub Clock:
3.1 CPU Register Tests
Note: Optimisation should not be used for these tests.
3.1.1 Working Registers Test
Table 16: Working registers Resources
Code size
Stack usage (Module use plus function call)
Data
Execution time
3.1.2 PSW Register Test
Table 17: PSW Registers Resources
Code size
Stack usage (Module use plus function call)
Data
Execution time
R01AN0749EG0201 Rev.2.01
Mar 04, 2014
R5F100LE (64KB Flash, 4KB RAM, 64 pin)
32 MHz High Speed Oscillator
System Clock = 32 MHz
32 KHz
Measurement
Measurement
VDE Certified IEC60730/60335 Self Test Library
320 cycles
178B
12B
1B
10uS
43B
6B
1B
32 cycles
1uS
Page 38 of 50