Interrupt Source Control; Interrupt Triggering Edge Control - Advantech PCI-1750SO User Manual

32-ch isolated digital i/o pci card
Table of Contents

Advertisement

3.4.4

Interrupt Source Control

The "mode bits" written into the interrupt control register determine the allowable
sources of signals generating an interrupt. Bit 0 and bit 1 determine the interrupt
source for interrupt group 0, and bit 4 and bit 5 determine the interrupt source for
interrupt group 1, as indicated in Figure 3.4. Table 3.2 shows the relationship
between an interrupt source and the values in the mode bits.
Table 3.2: Interrupt mode bit values
Interrupt Group 1
M11 M10
Description
0
0
Disable interrupt
0
1
Source = IDI 8
1
0
Source = IDI 8 & IDI 12 1
1
1
Source= Counter 2
3.4.5

Interrupt Triggering Edge Control

The interrupt can be triggered by a rising edge or a falling edge of the interrupt signal,
as determined by the value in the "triggering edge control" bit in the interrupt control
register, as shown in Table 3.3.
Table 3.3: Triggering edge control bit values
E0 or E1
1
0
PCI-1750/PCI-1750SO User Manual
Figure 3.5 Interrupt source control
M01
M00 Description
0
0
0
1
0
1
1
Triggering edge of interrupt signal
Rising edge trigger
Falling edge trigger
20
Interrupt Group 0
Disable Interrupt
Source = IDI 0
Source = IDI 0 & IDI 4
Source = Timer 1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pci-1750

Table of Contents