Analog Devices EVAL-ADAQ23876FMCZ User Manual page 6

User Guide
EVALUATION BOARD HARDWARE
Table 5. 160-Pin FMC Connector (P5) Details
Signals Function
OSC_CLK+ 100 MHz low jitter positive line of differential pair for carrying clock signals from the daughter board.
OSC_CLK− 100 MHz low jitter negative line of differential pair for carrying clock signals from the daughter board.
CLK± µModule CLK input signals connected to FPGA Bank 2.
CLK− µModule CLK input signals connected to FPGA Bank 2.
DCO+ Positive line of differential pair for carrying clock signals from the daughter board.
DCO− Negative line of differential pair for carrying clock signals from the daughter board.
FPGA_CNV+ User defined signals connected to FPGA Bank 2.
FPGA_CNV− User defined signals connected to FPGA Bank 2.
DA± User defined signals connected to FPGA Bank 2.
DB± User defined signals connected to FPGA Bank 2.
+3P3V_FMC 3.3 V (3 A) power supply to the daughter board.
2
SCL I C clock line for reading FMC electronically erasable programmable read-only memory (EEPROM).
2
SDA I C data line for reading FMC EEPROM.
2
GA0 I C Geographical Address 0. Must be connected to Address Pin A1 of the FMC EEPROM.
2
GA1 I C Geographical Address 1. Must be connected to Address Pin A0 of the FMC EEPROM.
3P3VAUX 3.3 V (20 mA) power supply for powering only the FMC EEPROM.
PG_C2M Active high signal indicating that the 12P0V, 3P3V, and VADJ power supplies are turned on.
CNV_EN User defined signals connected to FPGA Bank 2.
1
User defined signals with a P suffix can be used as the positive pin of the differential pair. User defined signals with an N suffix can be used as the negative pin of the
differential pair. For further information, see the VITA 57 specification.
2
User defined signals with a CC suffix are the preferred signal lines on which to transmit clock signals from the controller board to the daughter board. These signal lines are
connected to global clock lines on the FPGA, but they can also be used to carry any other user defined signal. For further information, see the VITA 57 specification.
analog.com
EVAL-ADAQ23876/EVAL-ADAQ23878
1, 2
1, 2
1, 2
1, 2
1
1
1
Rev. A | 6 of 29