Advantech ROM-5721 User Manual page 18

Risc-based smarc 2.0/2.1 module with nxp i.mx8 arm cortex a53 processor
Table of Contents

Advertisement

S84
S85
S86
S87
S88
S89
S90
S91
S92
S93
S94
S95
S96
S97
S98
S99
S100
S101
S102
S103
S104
S105
S106
S107
S108
S109
S110
S111
S112
S113
S114
S115
S116
S117
S118
S119
S120
S121
S122
S123
S124
S125
S126
S127
S128
S129
S130
S131
S132
S133
S134
S135
S136
S137
S138
S139
S140
S141
S142
S143
S144
S145
S146
S147
S148
S149
S150
S151
S152
S153
S154
S155
S156
S157
S158
ROM-5721 User Manual
PCIE_B_REFCK+
PCIE_B_REFCK-
GND
PCIE_B_RX+
PCIE_B_RX-
GND
PCIE_B_TX+
PCIE_B_TX-
GND
DP0_LANE0+
DP0_LANE0-
DP0_AUX_SEL
DP0_LANE1+
DP0_LANE1-
DP0_HPD
DP0_LANE2+
DP0_LANE2-
GND
DP0_LANE3+
DP0_LANE3-
USB3_OTG_ID
DP0_AUX+
DP0_AUX-
LCD1_BKLT_EN
LVDS1_CK+ / eDP1_AUX+ /
LVDS1_CK- / eDP1_AUX- /
DSI1_CLK+
GND
DSI1_CLK-
LVDS1_0+ / eDP1_TX0+ / DSI1_D0+
LVDS1_0- / eDP1_TX0- / DSI1_D0-
eDP1_HPD
LVDS1_1+ / eDP1_TX1+ / DSI1_D1+
LVDS1_1- / eDP1_TX1- / DSI1_D1-
LCD1_VDD_EN
LVDS1_2+ / eDP1_TX2+ / DSI1_D2+
LVDS1_2- / eDP1_TX2- / DSI1_D2-
GND
LVDS1_3+ / eDP1_TX3+ / DSI1_D3+
LVDS1_3- / eDP1_TX3- / DSI1_D3-
LCD1_BKLT_PWM
RSVD
GND
LVDS0_0+ / eDP0_TX0+ / DSI0_D0+
LVDS0_0- / eDP0_TX0- / DSI0_D0-
LCD0_BKLT_EN
LVDS0_1+ / eDP0_TX1+ / DSI0_D1+
LVDS0_1- / eDP0_TX1- / DSI0_D1-
GND
LVDS0_2+ / eDP0_TX2+ / DSI0_D2+
LVDS0_2- / eDP0_TX2- / DSI0_D2-
LCD0_VDD_EN
LVDS0_CK+ / eDP0_AUX+ /
LVDS0_CK- / eDP0_AUX- /
DSI0_CLK+
GND
DSI0_CLK-
LVDS0_3+ / eDP0_TX3+ / DSI0_D3+
LVDS0_3- / eDP0_TX3- / DSI0_D3-
I2C_LCD_CK
I2C_LCD_DAT
LCD0_BKLT_PWM
RSVD
GND
eDP0_HPD
WDT_TIME_OUT#
PCIE_WAKE#
VDD_RTC
LID#
SLEEP#
VIN_PWR_BAD#
CHARGING#
CHARGER_PRSNT#
CARRIER_STBY#
CARRIER_PWR_ON
FORCE_RECOV#
BATLOW#
TEST#
GND
1
0
NA
NA
NA
NA
NA
NA
DP0_LANE0P (SELECT)
DP0_LANE0N (SELECT)
NA
DP0_LANE1P (SELECT)
DP0_LANE1N (SELECT)
DP0_HPD
DP0_LANE2P (SELECT)
DP0_LANE2N (SELECT)
DP0_LANE3P (SELECT)
DP0_LANE3N (SELECT)
NA
DP0_AUXP (SELECT)
DP0_AUXN (SELECT)
NA
LVDS1_CLKP ( only dual channel)
LVDS1_CLKN ( only dual channel)
LVDS1_D0P ( only dual channel)
LVDS1_D0N ( only dual channel)
NA
LVDS1_D1P ( only dual channel)
LVDS1_D1N ( only dual channel)
NA
LVDS1_D2P ( only dual channel)
LVDS1_D2N ( only dual channel)
LVDS1_D3P ( only dual channel)
LVDS1_D3N ( only dual channel)
NA
NA
LVDS0_D0P / MIPI_DSI_D0P
LVDS0_D0N / MIPI_DSI_D0N
LCD0_BKLT_EN
LVDS0_D1P / MIPI_DSI_D1P
LVDS0_D1N / MIPI_DSI_D1N
LVDS0_D2P / MIPI_DSI_D2P
LVDS0_D2N / MIPI_DSI_D2N
LCD0_VDD_EN
LVDS0_CLKP / MIPI_DSI_CLKP
LVDS0_CLKN / MIPI_DSI_CLKN
LVDS0_D3P / MIPI_DSI_D3P
LVDS0_D3N / MIPI_DSI_D3N
I2C_LCD_SCL
I2C_LCD_SDA
LCD0_BKLT_PWM
NA
NA
WDT_TIME_OUT#
PCIE_A_WAKE#
VDD_RTC
TBD
SLEEP#
VIN_PWR_BAD#
CHARGING#
CHARGER_PRSNT#
CB_STBY#
CB_PWR_ON
FORCE_RECOV#
BATLOW#
TEST#

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rom-5721cq-rea1eRom-5721cd-rda1e

Table of Contents