CHAINTECH CT-5SSV Manual page 30

User's Manual
CPU L2 Cache ECC Checking
Enable this function to perform ECC (Error Check and Correct) on the CPU's L2
SRAM. ECC detects and corrects single-bit errors while it only detects double
bit errors. Certain SDRAM modules also have ECC capability. For more
information on SDRAM, see section 2-5. If you are using a 333MHz or higher
CPU, this function must be enabled.
C. Boot Up Features
After turning on the system, BIOS will perform a series of device initializations
and diagnostic tests discussed below.
Boot From LAN First
Enabling this function the BIOS will attempts to boot from a LAN boot image before
it attempts to boot from a local storage device.
Quick Power On Self Test (POST)
Enable this function to reduce the amount of time required to run the POST (Power
On Self Test). BIOS saves time by skipping some items during POST. It is
recommended that you disable this setting. Discovering a problem during bootup
is better than loosing data during your work.
Boot Sequence
This option sets the sequence of drives BIOS attempts to boot from after POST
completes. BIOS will search these drives for an operating system.
Swap Floppy Drive
Enabling this function will swap the floppy drive assignment so that drive A will
function as drive B, and drive B will function as drive A. Note that the boot
sequence assignment mentioned directly above does not inlcude booting from
floppy drive B. This function is useful if floppy drives B and A are of a different
format and you want to boot from floppy drive B.
Boot up Floppy Seek
During POST, BIOS will determine if the installed floppy disk drive has 40 or 80
tracks. A 360K drive has 40 tracks and 720K, 1.2M and 1.44M drives have 80 tracks.
All modern floppy disk drives have 80 tracks.
Boot Up NumLock Status
This function defines the keyboard's numberpad as number keys or arrow keys.
26