Appendix B: Lvds Loopback Board - Xilinx Virtex-5 FPGA ML550 User Manual

Networking interfaces platform
Hide thumbs Also See for Virtex-5 FPGA ML550:
Table of Contents

Advertisement

LVDS Loopback Board
ML550 Networking Interfaces Platform
UG202 (v1.4) April 18, 2008
Downloaded from
Elcodis.com
electronic components distributor
R
The Xilinx LVDS Loopback board (P/N 0431395) is an ML550 accessory board that bridges
the ML550 LVDS Transmit and Receive Samtec connectors.
the board.
The specifications for the loopback board are:
Dimensions are 2.25 inches by 7.00 inches
10 layers
RoHS Polyclad 370HR material (FR4 equivalent)
Silver immersion finish
75 mil thickness
100 Ω ±10% differential signal pair impedance
Trace length specification is matched 25± ps
Base trace length rule is a minimum of 6439 mils and a maximum of 6527 mils, with a
delta of 88 mils
Propagation delay is 1 ps per 5.71428 mils
Actual trace is minimum of 1126.825 ps and a maximum of 1142.225 ps
Trace-to-trace maximum delay differential is 15.400 ps
Trace length specification is 6483 mils ± 44 mils
Delay specification is 1134.526 ps ± 7.700 ps
Figure B-1: Xilinx LVDS Loopback Board
www.xilinx.com
Appendix B
Figure B-1
is a photograph of
UG202_B_01_050906
61

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hw-v5-ml550-uni-g

Table of Contents