Renesas SH7670 Series User Manual page 20

32-bit risc microcomputers superh risc engine
Hide thumbs Also See for SH7670 Series:
Table of Contents

Advertisement

2
Type
Pin
Ether
RX_CLK
RX_ER
MDC
MDIO
WOL
LNKSTA
EXOUT
STIF
ST_CLKO
UT
ST1_CLKI
N
ST0_CLKI
N
ST1_SYC
ST0_SYC
ST1_REQ
ST0_REQ
ST1_VLD
ST0_VLD
ST1_D7
ST1_D6
ST1_D5
ST1_D4
ST1_D3
ST1_D2
ST1_D1
ST1_D0
ST0_D7
ST0_D6
ST0_D5
ST0_D4
ST0_D3
ST0_D2
ST0_D1
ST0_D0
Rev.1.01 2008.05.07
REJ11J0012-0101
Table 2.2.4 SH7670 Pin Selection Used on SH7670 CPU Board (4)
I/O
Name
Receiving clock
I
Receive error
I
O
Clock for
management
I/O
Data I/O for
management
O
MAGIC packet
receive
I
Link status
General output
O
Clock output
O
I
Clock input
I/O
Synchronous signal
I/O
Request
Data enable
I/O
Data
I/O
2.2.2 SH7670 Pin Function Used on SH7670 CPU Board
Function of SH7670 CPU Board
Reference timing of RX_DV, RX_ER, and
MII_RXD3-0
RX_CLK(PC10/RX_CLK)
Pins recognizing the error state occurred in
receiving
RX_ER: (PC09/RX_ER)
Reference
timing
input
information by MDIO
MDC: (PC17/MDC)
Bidirectional
pin
for
management information
MDIO(PC16/MDIO)
Pin indicating Magic Packet™ * receive
WOL(PC20/WOL)
Link state input pin from PHY-LSI
LNKSTA(PC18/LNKSTA)
External output pin
EXOUT(PC19/EXOUT)
Data clock output
ST_CLKOUT
Data clock input
ST1_CLKIN(ST1_CLKIN/SSISCK1)
ST0_CLKIN(ST0_CLKIN/SSISCK0)
Synchronous signal
ST1_SYC(PE10/ST1_SYC/CTS2)
ST0_SYC(PF10/ST0_SYC/DACK0)
Request signal
ST1_REQ(PE08/ST1_REQ/TxD2)
ST0_REQ(PF08/ST0_REQ)
Data enable
ST1_VLD(PE09/ST1_VLD/SCK2)
ST0_VLD(PF09/ST0_VLD/DREQ0)
Data (0 is used for serial mode)
ST1_D7(PE07/ST1_D7/SSIWS1)
ST1_D6(PE06/ST1_D6/SSIDATA1)
ST1_D5(PE05/ST1_D5/RTS1)
ST1_D4(PE04/ST1_D4/CTS1)
ST1_D3(PE03/ST1_D3/SCK1)
ST1_D2(PE02/ST1_D2/RxD1)
ST1_D1(PE01/ST1_D1/TxD1)
ST1_D0(PE00/ST1_D0/RxD2)
ST0_D7(PF07/ST0_D7/SSIWS0)
ST0_D6(PF06/ST0_D6/SSIDATA0)
ST0_D5(PF05/ST0_D5/RTS0)
ST0_D4(PF04/ST0_D4/CTS0)
ST0_D3(PF03/ST0_D3/SCK0)
ST0_D2(PF02/ST0_D2/RxD0)
ST0_D1(PF01/ST0_D1/TxD0)
ST0_D0(PF00/ST0_D0)
Functional Overview
Destination to Connect
Connects to PHY-LSI
(U7-16)
Connects to PHY-LSI
(U7-24)
of
transfer
Connects to PHY-LSI
(U7-25)
exchanging
Connects to PHY-LSI
(U7-26)
Connects to an extension
connector (J11-3)
Connects to an extension
connector (J11-4)
Connects to an extension
connector (J11-5)
Connects to ST
connector (J7-2,J10-2)
Connects to ST
connector
ST1_CLKIN(J10-1)
ST0_CLKIN(J7-1)
Connects to ST
connector
ST1_SYC(J10-15)
ST0_SYC(J7-15)
Connects to ST
connector
ST1_REQ(J10-18)
ST0_REQ(J7-18)
Connects to ST
connector
ST1_VLD(J10-16)
ST0_VLD(J7-16)
Connects to ST
connector
ST1_D7(J10-11)
ST1_D6(J10-6)
ST1_D5(J10-12)
ST1_D4(J10-5)
ST1_D3(J10-13)
ST1_D2(J10-4)
ST1_D1(J10-14)
ST1_D0(J10-3)
ST0_D7(J7-11)
ST0_D6(J7-6)
ST0_D5(J7-12)
ST0_D4(J7-5)
ST0_D3(J7-13)
ST0_D2(J7-4)
ST0_D1(J7-14)
ST0_D0(J7-3)
2-6

Advertisement

Table of Contents
loading

This manual is also suitable for:

M3a-hs71M3a-hs71g50

Table of Contents