Albatron PX915P Series User Manual page 32

Intel 915p/ 915g & ich6 supports socket 775 intel pentium 4 prescott processor
Table of Contents

Advertisement

PX915P/ PX915G Series
CAS Latency Time
This item determines CAS Latency. When synchronous DRAM is installed, the number of
clock cycles of CAS latency depends on the DRAM timing. Do not reset this field from the
default value specified by the system engineer. This field is adjustable only when "DRAM
Timing Selectable" is set to "Manual". This field is locked when "DRAM Timing Selectable" is
set to "By SPD" and is automatically determined by the system. Options: 2、2.5、3
DRAM RAS# to CAS# Delay
This item allows you to select a delay time between the CAS and RAS strobe signals. It only
applies when DRAM is written to, read from, or refreshed. This field is adjustable only
when "DRAM Timing Selectable" is set to "manual". This field is locked when "DRAM Timing
Selectable" is set to "By SPD" and is automatically determined by the system.
Options: 4、3、2
DRAM RAS# Precharge
This item allows you to select the DRAM RAS# precharge time. The ROW address strobe
must precharge again before DRAM is refreshed. An inadequate configuration may result
in incomplete data. This field is adjustable only when "DRAM Timing Selectable" is set to
"manual". This field is locked when "DRAM Timing Selectable" is set to "By SPD" and is
automatically determined by the system. Options: 4、3、2
Precharge Delay
This item allows you to select DRAM Active to Precharge Delay. This field is locked when
"DRAM Timing Selectable" is set to "By SPD" and is automatically determined by the
system. Options: 8、7、6、5
System BIOS Cacheable
When enabled, accesses to system BIOS ROM addressed at F0000H-FFFFFH are cached,
provided that the cache controller is enabled. Options: Enabled (default), Disabled
Video BIOS Cacheable
Select "Enabled" to allow caching of the video BIOS which may improve performance. If
any other program writes to this memory area, a system error may result. Options:
Enabled, Disabled (default)
Memory Hole at 15M-16M
When enabled, you can reserve an area of system memory for ISA adapter ROM. When
this area is reserved, it cannot be cached. Refer to the user documentation of the
peripheral you are installing for more information. Options: Disabled (default)、Enabled
28

Advertisement

Table of Contents
loading

This manual is also suitable for:

Px915g series

Table of Contents